JP2001176959A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2001176959A5 JP2001176959A5 JP1999355645A JP35564599A JP2001176959A5 JP 2001176959 A5 JP2001176959 A5 JP 2001176959A5 JP 1999355645 A JP1999355645 A JP 1999355645A JP 35564599 A JP35564599 A JP 35564599A JP 2001176959 A5 JP2001176959 A5 JP 2001176959A5
- Authority
- JP
- Japan
- Prior art keywords
- active
- semiconductor device
- dummy pattern
- pitch
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 description 60
- 238000000926 separation method Methods 0.000 description 20
- 239000000758 substrate Substances 0.000 description 15
- 238000002955 isolation Methods 0.000 description 2
Priority Applications (12)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP35564599A JP4836304B2 (ja) | 1999-12-15 | 1999-12-15 | 半導体装置 |
| US09/685,896 US6521969B1 (en) | 1999-12-15 | 2000-10-11 | Semiconductor device and method of producing the same |
| TW089121435A TW522509B (en) | 1999-12-15 | 2000-10-13 | Semiconductor device and method of producing the same |
| KR10-2000-0068722A KR100383504B1 (ko) | 1999-12-15 | 2000-11-18 | 반도체 장치 및 그 제조 방법 |
| US10/342,228 US6905942B2 (en) | 1999-12-15 | 2003-01-15 | Semiconductor device and method of producing the same |
| US11/135,316 US7304365B2 (en) | 1999-12-15 | 2005-05-24 | Semiconductor device and method of producing the same |
| US11/889,101 US7550815B2 (en) | 1999-12-15 | 2007-08-09 | Semiconductor device and method of producing the same |
| US12/265,454 US7825489B2 (en) | 1999-12-15 | 2008-11-05 | Semiconductor device and method of producing the same |
| US12/265,430 US7719078B2 (en) | 1999-12-15 | 2008-11-05 | Semiconductor device and method of producing the same |
| US12/891,322 US20110012225A1 (en) | 1999-12-15 | 2010-09-27 | Semiconductor device and method of producing the same |
| US12/891,294 US20110012224A1 (en) | 1999-12-15 | 2010-09-27 | Semiconductor device and method of producing the same |
| US13/646,527 US8569145B2 (en) | 1999-12-15 | 2012-10-05 | Semiconductor device and method of producing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP35564599A JP4836304B2 (ja) | 1999-12-15 | 1999-12-15 | 半導体装置 |
Related Child Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008293622A Division JP4786697B2 (ja) | 2008-11-17 | 2008-11-17 | 半導体装置 |
| JP2011188792A Division JP2012004592A (ja) | 2011-08-31 | 2011-08-31 | 半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001176959A JP2001176959A (ja) | 2001-06-29 |
| JP2001176959A5 true JP2001176959A5 (cg-RX-API-DMAC7.html) | 2007-07-26 |
| JP4836304B2 JP4836304B2 (ja) | 2011-12-14 |
Family
ID=18445043
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP35564599A Expired - Lifetime JP4836304B2 (ja) | 1999-12-15 | 1999-12-15 | 半導体装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (9) | US6521969B1 (cg-RX-API-DMAC7.html) |
| JP (1) | JP4836304B2 (cg-RX-API-DMAC7.html) |
| KR (1) | KR100383504B1 (cg-RX-API-DMAC7.html) |
| TW (1) | TW522509B (cg-RX-API-DMAC7.html) |
Families Citing this family (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002158278A (ja) * | 2000-11-20 | 2002-05-31 | Hitachi Ltd | 半導体装置およびその製造方法ならびに設計方法 |
| KR100753390B1 (ko) * | 2001-12-15 | 2007-08-30 | 매그나칩 반도체 유한회사 | 산화막 연마 공정의 두께 모니터링 패턴 |
| JP4229617B2 (ja) | 2002-02-04 | 2009-02-25 | Necエレクトロニクス株式会社 | 半導体装置及びその設計方法 |
| US6667531B1 (en) * | 2002-08-29 | 2003-12-23 | Micron Technology, Inc. | Method and apparatus for a deposited fill layer |
| DE10245159B4 (de) * | 2002-09-27 | 2006-10-12 | Infineon Technologies Ag | Photomaske, insbesondere alternierende Phasenmaske, mit Kompensationsstruktur |
| JP2004265989A (ja) | 2003-02-28 | 2004-09-24 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
| JP4198502B2 (ja) * | 2003-03-28 | 2008-12-17 | 富士通マイクロエレクトロニクス株式会社 | パターン発生方法 |
| EP1505653A1 (en) * | 2003-08-04 | 2005-02-09 | STMicroelectronics S.r.l. | Layout method for dummy structures and corresponding integrated circuit |
| US7071074B2 (en) | 2003-09-24 | 2006-07-04 | Infineon Technologies Ag | Structure and method for placement, sizing and shaping of dummy structures |
| KR100712996B1 (ko) | 2005-09-20 | 2007-05-02 | 주식회사 하이닉스반도체 | 패턴더미를 갖는 반도체소자 및 패턴더미를 이용한반도체소자의 제조방법 |
| JP2007250705A (ja) * | 2006-03-15 | 2007-09-27 | Nec Electronics Corp | 半導体集積回路装置及びダミーパターンの配置方法 |
| US8741743B2 (en) * | 2007-01-05 | 2014-06-03 | Freescale Semiconductor, Inc. | Integrated assist features for epitaxial growth |
| JP2008226935A (ja) * | 2007-03-09 | 2008-09-25 | Fujitsu Ltd | 半導体装置の製造方法 |
| JP2008235350A (ja) * | 2007-03-16 | 2008-10-02 | Matsushita Electric Ind Co Ltd | 半導体集積回路 |
| KR100939425B1 (ko) * | 2008-01-14 | 2010-01-28 | 주식회사 하이닉스반도체 | 반도체 소자의 제조 방법 |
| JP5415710B2 (ja) * | 2008-04-10 | 2014-02-12 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| KR101468027B1 (ko) | 2008-06-12 | 2014-12-03 | 삼성전자주식회사 | 반도체 메모리 소자 및 그 제조 방법 |
| JP4786697B2 (ja) * | 2008-11-17 | 2011-10-05 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP2009060143A (ja) * | 2008-12-01 | 2009-03-19 | Renesas Technology Corp | 半導体装置 |
| JP5489791B2 (ja) * | 2010-03-10 | 2014-05-14 | 三菱電機株式会社 | 電力用半導体装置の製造方法 |
| JP5554736B2 (ja) * | 2011-03-09 | 2014-07-23 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| US8597860B2 (en) | 2011-05-20 | 2013-12-03 | United Microelectronics Corp. | Dummy patterns and method for generating dummy patterns |
| JP2012004592A (ja) * | 2011-08-31 | 2012-01-05 | Renesas Electronics Corp | 半導体装置の製造方法 |
| US10026656B2 (en) * | 2011-12-06 | 2018-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate features of semiconductor die |
| US9274413B2 (en) | 2013-09-11 | 2016-03-01 | United Microelectronics Corp. | Method for forming layout pattern |
| US11901243B2 (en) * | 2013-11-12 | 2024-02-13 | Skyworks Solutions, Inc. | Methods related to radio-frequency switching devices having improved voltage handling capability |
| CN106340540B (zh) * | 2015-07-07 | 2020-09-01 | 联华电子股份有限公司 | 半导体元件及填补图案的方法 |
| TWI758408B (zh) * | 2018-02-09 | 2022-03-21 | 聯華電子股份有限公司 | 半導體結構 |
| CN112885781B (zh) * | 2019-11-29 | 2022-06-24 | 长鑫存储技术有限公司 | 有源区的制备方法及半导体器件 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4949162A (en) * | 1987-06-05 | 1990-08-14 | Hitachi, Ltd. | Semiconductor integrated circuit with dummy pedestals |
| JP2874486B2 (ja) * | 1991-11-29 | 1999-03-24 | ソニー株式会社 | ポリッシュ工程を備えたトレンチアイソレーションの形成方法及び半導体装置の製造方法 |
| JP3128205B2 (ja) * | 1996-03-14 | 2001-01-29 | 松下電器産業株式会社 | 平坦化パターンの生成方法、平坦化パターンの生成装置及び半導体集積回路装置 |
| US5902752A (en) | 1996-05-16 | 1999-05-11 | United Microelectronics Corporation | Active layer mask with dummy pattern |
| JPH1050146A (ja) | 1996-08-02 | 1998-02-20 | Amp Japan Ltd | 偏平ケーブル及び偏平ケーブル用コネクタ |
| US5885856A (en) * | 1996-08-21 | 1999-03-23 | Motorola, Inc. | Integrated circuit having a dummy structure and method of making |
| KR19980050146A (ko) * | 1996-12-20 | 1998-09-15 | 김영환 | 반도체 소자의 미세패턴 형성방법 |
| TW334614B (en) | 1997-03-04 | 1998-06-21 | Winbond Electronics Corp | The method of forming shallow trench isolation |
| US5911110A (en) | 1997-10-28 | 1999-06-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming shallow trench isolation with dummy pattern in reverse tone mask |
| US6281049B1 (en) * | 1998-01-14 | 2001-08-28 | Hyundai Electronics Industries Co., Ltd. | Semiconductor device mask and method for forming the same |
| US6020616A (en) * | 1998-03-31 | 2000-02-01 | Vlsi Technology, Inc. | Automated design of on-chip capacitive structures for suppressing inductive noise |
| JP3555074B2 (ja) * | 1999-11-17 | 2004-08-18 | Necエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
-
1999
- 1999-12-15 JP JP35564599A patent/JP4836304B2/ja not_active Expired - Lifetime
-
2000
- 2000-10-11 US US09/685,896 patent/US6521969B1/en not_active Expired - Lifetime
- 2000-10-13 TW TW089121435A patent/TW522509B/zh not_active IP Right Cessation
- 2000-11-18 KR KR10-2000-0068722A patent/KR100383504B1/ko not_active Expired - Lifetime
-
2003
- 2003-01-15 US US10/342,228 patent/US6905942B2/en not_active Expired - Lifetime
-
2005
- 2005-05-24 US US11/135,316 patent/US7304365B2/en not_active Expired - Lifetime
-
2007
- 2007-08-09 US US11/889,101 patent/US7550815B2/en not_active Expired - Lifetime
-
2008
- 2008-11-05 US US12/265,454 patent/US7825489B2/en not_active Expired - Fee Related
- 2008-11-05 US US12/265,430 patent/US7719078B2/en not_active Expired - Fee Related
-
2010
- 2010-09-27 US US12/891,322 patent/US20110012225A1/en not_active Abandoned
- 2010-09-27 US US12/891,294 patent/US20110012224A1/en not_active Abandoned
-
2012
- 2012-10-05 US US13/646,527 patent/US8569145B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001176959A5 (cg-RX-API-DMAC7.html) | ||
| EP1793400A3 (en) | Method of forming MRAM devices | |
| JPH11126895A5 (cg-RX-API-DMAC7.html) | ||
| EP0936622A3 (en) | Magnetic memory devices having multiple magnetic tunnel junctions therein | |
| JPH02234469A (ja) | Cadによってレイアウトされた2金属層集積回路ゲート・アレイ | |
| CN213026126U (zh) | 有源区域结构 | |
| EP1482555A3 (en) | Semiconductor memory device and manufacturing method for the same | |
| JPH0372675A (ja) | 半導体記憶装置 | |
| JP2002100689A5 (cg-RX-API-DMAC7.html) | ||
| UST100501I4 (en) | Integrated circuit layout utilizing separated active circuit and wiring regions | |
| JPH0494556A (ja) | 集積回路のセルレイアウト方法 | |
| JP4518289B2 (ja) | 半導体集積回路及び半導体集積回路の配線レイアウト方法 | |
| JP2003188286A5 (cg-RX-API-DMAC7.html) | ||
| CN213366597U (zh) | 有源区结构 | |
| JPS62238645A (ja) | 集積回路装置の設計方法 | |
| JP2714723B2 (ja) | 半導体集積回路装置の製造方法 | |
| JPH02288362A (ja) | 半導体メモリ | |
| CN207265052U (zh) | 动态随机存取存储器阵列及其版图结构 | |
| JPH0666434B2 (ja) | 半導体記憶装置 | |
| WO2002049076A3 (en) | Semiconductor device layout | |
| KR100344769B1 (ko) | 캐패시터 패턴 어레이 | |
| JPH0265271A (ja) | ダイナミック型メモリ | |
| CN118818891A (zh) | 掩膜版的版图布局及半导体结构的制备方法 | |
| JP2004336065A5 (cg-RX-API-DMAC7.html) | ||
| JPS6223132A (ja) | 集積回路 |