JP2001024165A - 半導体装置およびその製造方法ならびに半導体製造装置 - Google Patents
半導体装置およびその製造方法ならびに半導体製造装置Info
- Publication number
- JP2001024165A JP2001024165A JP11192009A JP19200999A JP2001024165A JP 2001024165 A JP2001024165 A JP 2001024165A JP 11192009 A JP11192009 A JP 11192009A JP 19200999 A JP19200999 A JP 19200999A JP 2001024165 A JP2001024165 A JP 2001024165A
- Authority
- JP
- Japan
- Prior art keywords
- film
- silicon film
- manufacturing
- silicon
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/692—Electrodes
- H10D1/711—Electrodes having non-planar surfaces, e.g. formed by texturisation
- H10D1/712—Electrodes having non-planar surfaces, e.g. formed by texturisation being rough surfaces, e.g. using hemispherical grains
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
Landscapes
- Semiconductor Memories (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11192009A JP2001024165A (ja) | 1999-07-06 | 1999-07-06 | 半導体装置およびその製造方法ならびに半導体製造装置 |
| TW089111653A TW557568B (en) | 1999-07-06 | 2000-06-14 | Semiconductor integrated circuit device and method of manufacturing the same |
| US09/602,887 US6632721B1 (en) | 1999-07-06 | 2000-06-23 | Method of manufacturing semiconductor devices having capacitors with electrode including hemispherical grains |
| KR1020000036702A KR20010029868A (ko) | 1999-07-06 | 2000-06-30 | 반도체 집적회로장치 및 그 제조방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11192009A JP2001024165A (ja) | 1999-07-06 | 1999-07-06 | 半導体装置およびその製造方法ならびに半導体製造装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001024165A true JP2001024165A (ja) | 2001-01-26 |
| JP2001024165A5 JP2001024165A5 (enExample) | 2004-10-14 |
Family
ID=16284096
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11192009A Pending JP2001024165A (ja) | 1999-07-06 | 1999-07-06 | 半導体装置およびその製造方法ならびに半導体製造装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6632721B1 (enExample) |
| JP (1) | JP2001024165A (enExample) |
| KR (1) | KR20010029868A (enExample) |
| TW (1) | TW557568B (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003037172A (ja) * | 2001-07-23 | 2003-02-07 | Niigata Seimitsu Kk | アナログ・デジタル混載集積回路 |
| KR100399940B1 (ko) * | 2001-12-29 | 2003-09-29 | 주식회사 하이닉스반도체 | 반도체 메모리 소자의 캐패시터 제조방법 |
| JP2004253784A (ja) * | 2003-02-17 | 2004-09-09 | Hynix Semiconductor Inc | 半導体素子のキャパシタ製造方法 |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7189606B2 (en) * | 2002-06-05 | 2007-03-13 | Micron Technology, Inc. | Method of forming fully-depleted (FD) SOI MOSFET access transistor |
| KR100681274B1 (ko) * | 2004-11-25 | 2007-02-09 | 삼성전자주식회사 | 커패시터 및 그 제조 방법 |
| JP2006324363A (ja) * | 2005-05-17 | 2006-11-30 | Elpida Memory Inc | キャパシタおよびその製造方法 |
| US8189376B2 (en) * | 2008-02-08 | 2012-05-29 | Micron Technology, Inc. | Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same |
| CN102222606B (zh) * | 2010-04-14 | 2014-06-04 | 中芯国际集成电路制造(上海)有限公司 | 一种电容的形成方法 |
| US8642440B2 (en) | 2011-10-24 | 2014-02-04 | International Business Machines Corporation | Capacitor with deep trench ion implantation |
| EP2809823A1 (en) * | 2012-01-30 | 2014-12-10 | First Solar, Inc | Method and apparatus for producing a transparent conductive oxide |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11150249A (ja) * | 1997-11-16 | 1999-06-02 | Anelva Corp | 凹凸状ポリシリコン層の形成方法及びこの方法の実施に使用される基板処理装置並びに半導体メモリデバイス |
| JPH06314774A (ja) | 1993-04-28 | 1994-11-08 | Oki Electric Ind Co Ltd | 半導体装置の製造方法 |
| JPH0786434A (ja) | 1993-09-17 | 1995-03-31 | Oki Electric Ind Co Ltd | 半導体装置の製造方法 |
| KR0168770B1 (ko) * | 1994-11-24 | 1999-01-15 | 김주용 | 조대한 입자구조의 폴리실리콘 박막을 갖는 반도체 소자 제조 방법 |
| US5639685A (en) * | 1995-10-06 | 1997-06-17 | Micron Technology, Inc. | Semiconductor processing method of providing a conductively doped layer of hemispherical grain polysilicon |
| US6069053A (en) * | 1997-02-28 | 2000-05-30 | Micron Technology, Inc. | Formation of conductive rugged silicon |
| US6197653B1 (en) * | 1997-03-27 | 2001-03-06 | Texas Instruments Incorporated | Capacitor and memory structure and method |
| US6218260B1 (en) * | 1997-04-22 | 2001-04-17 | Samsung Electronics Co., Ltd. | Methods of forming integrated circuit capacitors having improved electrode and dielectric layer characteristics and capacitors formed thereby |
| JPH1140763A (ja) * | 1997-07-15 | 1999-02-12 | Nec Corp | 半導体装置の製造方法 |
| KR100486215B1 (ko) * | 1997-10-22 | 2006-04-28 | 삼성전자주식회사 | 미세한굴곡이형성된하부전극을구비한반도체장치의커패시터제조방법 |
| JP3542704B2 (ja) * | 1997-10-24 | 2004-07-14 | シャープ株式会社 | 半導体メモリ素子 |
| JP2000012783A (ja) * | 1998-06-22 | 2000-01-14 | Nippon Asm Kk | 半導体素子の製造方法 |
| US5913119A (en) * | 1998-06-26 | 1999-06-15 | Vanguard Int Semiconduct Corp | Method of selective growth of a hemispherical grain silicon layer on the outer sides of a crown shaped DRAM capacitor structure |
| US6177696B1 (en) * | 1998-08-13 | 2001-01-23 | International Business Machines Corporation | Integration scheme enhancing deep trench capacitance in semiconductor integrated circuit devices |
| JP3242901B2 (ja) * | 1999-06-18 | 2001-12-25 | 日本エー・エス・エム株式会社 | 半導体形成方法及び装置 |
-
1999
- 1999-07-06 JP JP11192009A patent/JP2001024165A/ja active Pending
-
2000
- 2000-06-14 TW TW089111653A patent/TW557568B/zh active
- 2000-06-23 US US09/602,887 patent/US6632721B1/en not_active Expired - Fee Related
- 2000-06-30 KR KR1020000036702A patent/KR20010029868A/ko not_active Ceased
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003037172A (ja) * | 2001-07-23 | 2003-02-07 | Niigata Seimitsu Kk | アナログ・デジタル混載集積回路 |
| KR100399940B1 (ko) * | 2001-12-29 | 2003-09-29 | 주식회사 하이닉스반도체 | 반도체 메모리 소자의 캐패시터 제조방법 |
| JP2004253784A (ja) * | 2003-02-17 | 2004-09-09 | Hynix Semiconductor Inc | 半導体素子のキャパシタ製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20010029868A (ko) | 2001-04-16 |
| TW557568B (en) | 2003-10-11 |
| US6632721B1 (en) | 2003-10-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7176109B2 (en) | Method for forming raised structures by controlled selective epitaxial growth of facet using spacer | |
| JP4024940B2 (ja) | 半導体装置の製造方法 | |
| US7691743B2 (en) | Semiconductor device having a capacitance element and method of manufacturing the same | |
| JPH11224947A (ja) | 半導体装置およびその製造方法 | |
| JP2001024165A (ja) | 半導体装置およびその製造方法ならびに半導体製造装置 | |
| US7071056B2 (en) | Method of forming a dual-sided capacitor | |
| US20080061386A1 (en) | Semiconductor device including a gate electrode having a polymetal structure | |
| TW469517B (en) | Formation method of tungsten silicide film and manufacturing method of metal-insulating film-semiconductor type transistor | |
| JP4012382B2 (ja) | 半導体集積回路装置およびその製造方法 | |
| US6403455B1 (en) | Methods of fabricating a memory device | |
| JP2001053250A (ja) | 半導体装置およびその製造方法 | |
| KR100347400B1 (ko) | 반도체 장치의 제조 방법 | |
| KR100247227B1 (ko) | 전극들간의 인가전압에 관해 안정된 캐패시턴스를 가지는 굴곡형 다결정 실리콘 전극상의 고유전체 스토리지 캐패시터 및 그 제조방법 | |
| JP2004228589A (ja) | 半導体装置の製造方法および半導体装置 | |
| JP4820785B2 (ja) | 半導体集積回路装置の製造方法 | |
| KR100332126B1 (ko) | 반도체 소자의 제조 방법 | |
| JP2004228588A (ja) | 半導体装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040401 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20050315 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060919 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070130 |