JP2000258500A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000258500A5 JP2000258500A5 JP1999061157A JP6115799A JP2000258500A5 JP 2000258500 A5 JP2000258500 A5 JP 2000258500A5 JP 1999061157 A JP1999061157 A JP 1999061157A JP 6115799 A JP6115799 A JP 6115799A JP 2000258500 A5 JP2000258500 A5 JP 2000258500A5
- Authority
- JP
- Japan
- Prior art keywords
- scan chains
- input terminals
- scan
- changing
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 description 4
- 238000000034 method Methods 0.000 description 1
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP06115799A JP4283369B2 (ja) | 1999-03-09 | 1999-03-09 | 半導体集積回路 |
US10/452,195 US7036060B2 (en) | 1998-09-22 | 2003-06-03 | Semiconductor integrated circuit and its analyzing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP06115799A JP4283369B2 (ja) | 1999-03-09 | 1999-03-09 | 半導体集積回路 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2000258500A JP2000258500A (ja) | 2000-09-22 |
JP2000258500A5 true JP2000258500A5 (enrdf_load_stackoverflow) | 2006-03-30 |
JP4283369B2 JP4283369B2 (ja) | 2009-06-24 |
Family
ID=13163034
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP06115799A Expired - Fee Related JP4283369B2 (ja) | 1998-09-22 | 1999-03-09 | 半導体集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4283369B2 (enrdf_load_stackoverflow) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004093462A (ja) | 2002-09-02 | 2004-03-25 | Oki Electric Ind Co Ltd | 半導体集積回路とその試験方法 |
JP4520103B2 (ja) * | 2003-04-02 | 2010-08-04 | ルネサスエレクトロニクス株式会社 | スキャンテストパタン入力方法および半導体集積回路 |
KR20050078704A (ko) * | 2004-01-31 | 2005-08-08 | 삼성전자주식회사 | 스캔 베이스 atpg 테스트회로, 테스트방법 및 스캔체인 재배열방법 |
JP4815326B2 (ja) * | 2006-10-31 | 2011-11-16 | 富士通株式会社 | 集積回路のタイミング不良改善装置、並びに、集積回路のタイミング不良診断装置および方法、並びに、集積回路 |
JP2009042017A (ja) * | 2007-08-08 | 2009-02-26 | Nec Electronics Corp | スキャンパス回路及び半導体集積回路 |
JP2009150726A (ja) * | 2007-12-19 | 2009-07-09 | Panasonic Corp | 半導体装置 |
JP5421409B2 (ja) * | 2012-03-02 | 2014-02-19 | Wit株式会社 | 外観検査装置及び外観検査方法 |
JP6221433B2 (ja) * | 2013-07-09 | 2017-11-01 | 株式会社ソシオネクスト | 半導体集積回路 |
-
1999
- 1999-03-09 JP JP06115799A patent/JP4283369B2/ja not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9411773B2 (en) | First and second data communication circuitry operating in different states | |
US20040049723A1 (en) | Semiconductor integrated circuit with a test circuit | |
US7426254B2 (en) | Shift register comprising electrical fuse and related method | |
JPS63263480A (ja) | 半導体集積論理回路 | |
JP2000149600A5 (enrdf_load_stackoverflow) | ||
JPS63243890A (ja) | 半導体集積回路装置 | |
JP2000258500A5 (enrdf_load_stackoverflow) | ||
EP1637894B1 (en) | Boundary scan chain routing | |
CN112684327A (zh) | 扫描链及其设计方法和基于扫描链的串行扫描复位方法 | |
JPWO2006054365A1 (ja) | マルチプレクサ回路 | |
US6370663B1 (en) | Semiconductor integrated circuit | |
JP3595310B2 (ja) | 半導体集積回路 | |
US7089472B2 (en) | Method and circuit for testing a chip | |
US5877648A (en) | Integrated circuit having a control circuit for controlling connection of monitor points to electrode pads | |
US8386863B2 (en) | Scanning-capable latch device, scan chain device, and scanning method with latch circuits | |
CA2223221A1 (en) | Circuit for easily testing a logic circuit having a number of input-output pins by scan path | |
JP2548495Y2 (ja) | 可変遅延装置 | |
JP3575695B2 (ja) | 半導体集積回路のバーンイン試験装置 | |
JP2778568B2 (ja) | 半導体集積回路 | |
TW501140B (en) | Fast signal selector | |
JPH0389178A (ja) | 半導体集積回路 | |
JP2765442B2 (ja) | スキャンテスト方式 | |
CN115980624A (zh) | 一种用于开短路测试的继电器控制电路 | |
JPS62239545A (ja) | スキヤンパス回路内蔵形ゲ−トアレイマスタ− | |
KR19990040008A (ko) | 반도체 칩 테스트 회로 |