ITMI932712A0 - Dispositivo di memoria a semiconduttore con disposizione di bit di dati di ingresso / uscita cambiale. - Google Patents
Dispositivo di memoria a semiconduttore con disposizione di bit di dati di ingresso / uscita cambiale.Info
- Publication number
- ITMI932712A0 ITMI932712A0 ITMI932712A ITMI932712A ITMI932712A0 IT MI932712 A0 ITMI932712 A0 IT MI932712A0 IT MI932712 A ITMI932712 A IT MI932712A IT MI932712 A ITMI932712 A IT MI932712A IT MI932712 A0 ITMI932712 A0 IT MI932712A0
- Authority
- IT
- Italy
- Prior art keywords
- input
- memory device
- semiconductor memory
- output data
- data bit
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1045—Read-write mode select circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP34645092A JP3218103B2 (ja) | 1992-12-25 | 1992-12-25 | 半導体記憶装置 |
Publications (3)
Publication Number | Publication Date |
---|---|
ITMI932712A0 true ITMI932712A0 (it) | 1993-12-22 |
ITMI932712A1 ITMI932712A1 (it) | 1995-06-22 |
IT1265428B1 IT1265428B1 (it) | 1996-11-22 |
Family
ID=18383515
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT93MI002712A IT1265428B1 (it) | 1992-12-25 | 1993-12-22 | Dispositivo di memoria a semiconduttore con disposizione di bit di dati di ingresso / uscita cambiabile |
Country Status (5)
Country | Link |
---|---|
US (1) | US5400292A (it) |
JP (1) | JP3218103B2 (it) |
KR (1) | KR970006191B1 (it) |
DE (1) | DE4344254C2 (it) |
IT (1) | IT1265428B1 (it) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07226079A (ja) * | 1994-02-14 | 1995-08-22 | Matsushita Electric Ind Co Ltd | 半導体メモリ装置 |
US6525971B2 (en) | 1995-06-30 | 2003-02-25 | Micron Technology, Inc. | Distributed write data drivers for burst access memories |
US5682354A (en) * | 1995-11-06 | 1997-10-28 | Micron Technology, Inc. | CAS recognition in burst extended data out DRAM |
US5610864A (en) | 1994-12-23 | 1997-03-11 | Micron Technology, Inc. | Burst EDO memory device with maximized write cycle timing |
US5526320A (en) | 1994-12-23 | 1996-06-11 | Micron Technology Inc. | Burst EDO memory device |
US5729504A (en) * | 1995-12-14 | 1998-03-17 | Micron Technology, Inc. | Continuous burst edo memory device |
US7681005B1 (en) * | 1996-01-11 | 2010-03-16 | Micron Technology, Inc. | Asynchronously-accessible memory device with mode selection circuitry for burst or pipelined operation |
TW325566B (en) * | 1996-01-31 | 1998-01-21 | Toshiba Co Ltd | Semiconductor integrated circuit (IC) device |
US6209071B1 (en) | 1996-05-07 | 2001-03-27 | Rambus Inc. | Asynchronous request/synchronous data dynamic random access memory |
US6401186B1 (en) | 1996-07-03 | 2002-06-04 | Micron Technology, Inc. | Continuous burst memory which anticipates a next requested start address |
US6981126B1 (en) * | 1996-07-03 | 2005-12-27 | Micron Technology, Inc. | Continuous interleave burst access |
US6088285A (en) * | 1998-01-20 | 2000-07-11 | Oki Electric Industry Co., Ltd. | Semiconductor memory circuit in which pattern widths of switching circuit and buffers are formed within a pattern width of a column unit |
KR100317498B1 (ko) * | 1999-06-23 | 2001-12-24 | 박종섭 | 입력 패드 제어 회로 |
US6275407B1 (en) * | 1999-06-29 | 2001-08-14 | Kabushiki Kaisha Toshiba | Semiconductor memory device having sense and data lines for use to read and write operations |
JP4216415B2 (ja) * | 1999-08-31 | 2009-01-28 | 株式会社ルネサステクノロジ | 半導体装置 |
JP3881477B2 (ja) | 1999-09-06 | 2007-02-14 | 沖電気工業株式会社 | シリアルアクセスメモリ |
JP2006024886A (ja) * | 2004-06-07 | 2006-01-26 | Renesas Technology Corp | 半導体集積回路装置 |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US7352649B2 (en) * | 2005-07-21 | 2008-04-01 | Micron Technology, Inc. | High speed array pipeline architecture |
JP2011081553A (ja) * | 2009-10-06 | 2011-04-21 | Renesas Electronics Corp | 情報処理装置及びその制御方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60179984A (ja) * | 1984-02-27 | 1985-09-13 | Nec Corp | メモリ回路方式 |
JPS6260193A (ja) * | 1985-09-11 | 1987-03-16 | Hitachi Ltd | 半導体記憶装置 |
DE3884492T2 (de) * | 1987-07-15 | 1994-02-17 | Hitachi Ltd | Integrierte Halbleiterschaltungsanordnung. |
US4956811A (en) * | 1987-09-16 | 1990-09-11 | Hitachi, Ltd. | Semiconductor memory |
JPH03232196A (ja) * | 1990-02-07 | 1991-10-16 | Toshiba Corp | 半導体記憶装置 |
JPH03241587A (ja) * | 1990-02-19 | 1991-10-28 | Hitachi Ltd | 半導体メモリ素子 |
US5053999A (en) * | 1990-03-28 | 1991-10-01 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having redundancy and capable of sequentially selecting memory cell lines |
JP2533404B2 (ja) * | 1990-09-11 | 1996-09-11 | 三菱電機株式会社 | 半導体記憶装置 |
JPH05290584A (ja) * | 1992-04-08 | 1993-11-05 | Nec Corp | 半導体記憶装置 |
-
1992
- 1992-12-25 JP JP34645092A patent/JP3218103B2/ja not_active Expired - Fee Related
-
1993
- 1993-11-22 US US08/155,369 patent/US5400292A/en not_active Expired - Lifetime
- 1993-12-22 IT IT93MI002712A patent/IT1265428B1/it active IP Right Grant
- 1993-12-23 DE DE4344254A patent/DE4344254C2/de not_active Expired - Fee Related
- 1993-12-24 KR KR1019930029607A patent/KR970006191B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP3218103B2 (ja) | 2001-10-15 |
IT1265428B1 (it) | 1996-11-22 |
KR940016225A (ko) | 1994-07-22 |
DE4344254A1 (de) | 1994-06-30 |
DE4344254C2 (de) | 1996-04-11 |
US5400292A (en) | 1995-03-21 |
KR970006191B1 (ko) | 1997-04-24 |
ITMI932712A1 (it) | 1995-06-22 |
JPH06195965A (ja) | 1994-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ITMI932712A0 (it) | Dispositivo di memoria a semiconduttore con disposizione di bit di dati di ingresso / uscita cambiale. | |
DE3586523D1 (de) | Halbleiterspeicheranordnung mit einer seriellen dateneingangs- und ausgangsschaltung. | |
DE69430683T2 (de) | Halbleiterspeicheranordnung | |
ITMI920529A0 (it) | Buffer di uscita dati | |
DE69326310T2 (de) | Halbleiterspeichervorrichtung mit geteilter Wortleitungsstruktur | |
EP0591008A3 (en) | Data output buffers in semiconductor memory devices. | |
ITMI931390A1 (it) | Dispositivo di memoria a semiconduttori avente una funzione di auto- ricarica | |
DE69427443T2 (de) | Halbleiterspeicheranordnung | |
DE69433288D1 (de) | Halbleiterspeicheranordnung | |
DE3584241D1 (de) | Halbleiterspeicheranordnung mit einer seriellen dateneingangs und -ausgangsschaltung. | |
NL194627B (nl) | Halfgeleidergeheugen met vooraf ingestelde gegevensfunctie. | |
IT1285218B1 (it) | Dispositivo di memoria a semiconduttore includente percorsi di uscite di dati per accesso veloce | |
DE68919404D1 (de) | Halbleiterspeicher mit Serieneingang/Serienausgang. | |
DE69022644D1 (de) | Steuerschaltung für den Datenausgang für eine Halbleiterspeicheranordnung. | |
GB2263801B (en) | Semiconductor memory data output circuits | |
DE69204143D1 (de) | Datenverarbeitungsanordnung mit Speicheranordnung. | |
DE69112389D1 (de) | Elektronischer Packungsmodul. | |
DE68908318D1 (de) | Halbleiterspeicher mit serieneingang/serienausgang. | |
ITRM910657A1 (it) | Dispositivo di memoria a semiconduttori con condensatore impilato. | |
ITMI912808A1 (it) | Dispositivo di memoria a semiconduttore | |
IT1274305B (it) | Dispositivo a semiconduttore di memoria | |
DE69114345D1 (de) | Halbleiterspeichereinrichtung. | |
DE69205522D1 (de) | Eingangspufferschaltung. | |
ITMI912229A0 (it) | Dispositivo di memoria a semiconduttore con ridondanza | |
ITMI922419A1 (it) | Circuito di trasmissione dati in particolare per dispositivi di memoria a semiconduttori. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
0001 | Granted | ||
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19961231 |