ITMI921007A0 - Circuito shootin-clamping e circuito buffer di uscita utilizzante lo stesso. - Google Patents

Circuito shootin-clamping e circuito buffer di uscita utilizzante lo stesso.

Info

Publication number
ITMI921007A0
ITMI921007A0 IT92MI1007A ITMI921007A ITMI921007A0 IT MI921007 A0 ITMI921007 A0 IT MI921007A0 IT 92MI1007 A IT92MI1007 A IT 92MI1007A IT MI921007 A ITMI921007 A IT MI921007A IT MI921007 A0 ITMI921007 A0 IT MI921007A0
Authority
IT
Italy
Prior art keywords
circuit
shootin
same
output buffer
clamping
Prior art date
Application number
IT92MI1007A
Other languages
English (en)
Inventor
Jei-Hwan Yeu
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of ITMI921007A0 publication Critical patent/ITMI921007A0/it
Publication of ITMI921007A1 publication Critical patent/ITMI921007A1/it
Application granted granted Critical
Publication of IT1254940B publication Critical patent/IT1254940B/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/12—Shaping pulses by steepening leading or trailing edges
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
  • Dram (AREA)
  • Manipulation Of Pulses (AREA)
  • Electronic Switches (AREA)
ITMI921007A 1992-02-14 1992-04-28 Circuito shooting-clamping e circuito buffer di uscita utilizzante lo stesso. IT1254940B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920002219A KR940005509B1 (ko) 1992-02-14 1992-02-14 승압단속회로및이를구비하는출력버퍼회로

Publications (3)

Publication Number Publication Date
ITMI921007A0 true ITMI921007A0 (it) 1992-04-28
ITMI921007A1 ITMI921007A1 (it) 1993-10-28
IT1254940B IT1254940B (it) 1995-10-11

Family

ID=19329005

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI921007A IT1254940B (it) 1992-02-14 1992-04-28 Circuito shooting-clamping e circuito buffer di uscita utilizzante lo stesso.

Country Status (7)

Country Link
US (1) US5268600A (it)
JP (1) JP2895319B2 (it)
KR (1) KR940005509B1 (it)
DE (1) DE4213311C2 (it)
FR (1) FR2687517A1 (it)
GB (1) GB2264408B (it)
IT (1) IT1254940B (it)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2838344B2 (ja) * 1992-10-28 1998-12-16 三菱電機株式会社 半導体装置
JP2709783B2 (ja) * 1992-12-17 1998-02-04 三菱電機株式会社 昇圧回路
KR960013861B1 (ko) * 1994-02-16 1996-10-10 현대전자산업 주식회사 고속 데이타 전송을 위한 부트스트랩 회로
US5495191A (en) * 1994-03-25 1996-02-27 Sun Microsystems, Inc. Single ended dynamic sense amplifier
JP3238826B2 (ja) * 1994-04-13 2001-12-17 富士通株式会社 出力回路
KR0124141B1 (ko) * 1994-12-29 1998-10-01 김광호 반도체 메모리장치의 데이타 출력 버퍼회로
TW295745B (it) 1995-04-26 1997-01-11 Matsushita Electric Ind Co Ltd
KR0135323B1 (ko) * 1995-05-25 1998-05-15 김광호 클램프기능을 가지는 데이타 출력버퍼
US5574390A (en) * 1995-06-23 1996-11-12 Micron Technology, Inc. Method and apparatus for enhanced booting and DC conditions
US5783948A (en) * 1995-06-23 1998-07-21 Micron Technology, Inc. Method and apparatus for enhanced booting and DC conditions
JP2874613B2 (ja) * 1995-10-11 1999-03-24 日本電気株式会社 アナログ遅延回路
KR0170511B1 (ko) * 1995-11-09 1999-03-30 김광호 모스 트랜지스터 구동용 차지펌프회로
US5959933A (en) * 1996-01-25 1999-09-28 Micron Technology, Inc. System for improved memory cell access
US5729165A (en) * 1996-04-04 1998-03-17 National Science Council 1.5v full-swing bootstrapped CMOS large capacitive-load driver circuit suitable for low-voltage deep-submicron CMOS VLSI
US5942932A (en) * 1997-08-26 1999-08-24 Nanoamp Solutions, Inc. Circuit and method for preventing latch-up in a CMOS semiconductor device
KR19990057914A (ko) * 1997-12-30 1999-07-15 김영환 지연고정루프의 차지펌핑회로
US6066977A (en) * 1998-05-21 2000-05-23 Lattice Semiconductor Corporation Programmable output voltage levels
JP2001332696A (ja) * 2000-05-24 2001-11-30 Nec Corp 基板電位検知回路及び基板電位発生回路
US20070146020A1 (en) * 2005-11-29 2007-06-28 Advanced Analogic Technologies, Inc High Frequency Power MESFET Gate Drive Circuits
US9252674B2 (en) * 2012-11-26 2016-02-02 System General Corp. Transistor gate driver with charge pump circuit for offline power converters

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1284349A (en) * 1970-10-28 1972-08-09 Tokyo Shibaura Electric Co Amplitude limiter
US4570244A (en) * 1980-07-28 1986-02-11 Inmos Corporation Bootstrap driver for a static RAM
JPS583183A (ja) * 1981-06-30 1983-01-08 Fujitsu Ltd 半導体装置の出力回路
US4508978A (en) * 1982-09-16 1985-04-02 Texas Instruments Incorporated Reduction of gate oxide breakdown for booted nodes in MOS integrated circuits
JPS6318594A (ja) * 1986-07-10 1988-01-26 Nec Corp 半導体装置
JPS6320913A (ja) * 1986-07-14 1988-01-28 Nec Corp 出力回路
US5027013A (en) * 1987-11-17 1991-06-25 Applied Micro Circuits Corporation Method and apparatus for coupling an ECL output signal using a clamped capacitive bootstrap circuit
KR920006251B1 (ko) * 1989-10-26 1992-08-01 삼성전자 주식회사 레벨변환기
KR930003010B1 (ko) * 1990-08-10 1993-04-16 삼성전자 주식회사 Mos 드라이버회로
JPH0812754B2 (ja) * 1990-08-20 1996-02-07 富士通株式会社 昇圧回路

Also Published As

Publication number Publication date
DE4213311C2 (de) 2003-03-06
US5268600A (en) 1993-12-07
JP2895319B2 (ja) 1999-05-24
DE4213311A1 (de) 1993-08-19
GB2264408A (en) 1993-08-25
KR930018852A (ko) 1993-09-22
GB2264408B (en) 1995-11-22
KR940005509B1 (ko) 1994-06-20
JPH09153785A (ja) 1997-06-10
GB9209399D0 (en) 1992-06-17
FR2687517B1 (it) 1994-12-30
FR2687517A1 (fr) 1993-08-20
ITMI921007A1 (it) 1993-10-28
IT1254940B (it) 1995-10-11

Similar Documents

Publication Publication Date Title
DE69412667D1 (de) Überspannungstolerante Ausgangspufferschaltung
ITMI921007A0 (it) Circuito shootin-clamping e circuito buffer di uscita utilizzante lo stesso.
DE69317213D1 (de) Ausgangspufferschaltungen
DE69306349D1 (de) Ausgabegerät
DE69216773D1 (de) Ausgangspufferschaltung
FI945204A (fi) Puolijohdekomponentti
EP0648020A3 (en) Output driver circuit.
DE69201261D1 (de) Ausgabeeinrichtung.
DE69223676D1 (de) Ausgangspufferschaltung
DE69205522D1 (de) Eingangspufferschaltung.
BR9205281A (pt) Pentapeptideos imuno-reguladores e neuro-reguladores
DE69413705D1 (de) Ausgabepipette
DE69324943D1 (de) Ausgabegerät
DK83692D0 (da) Forbindelser
KR940021417U (ko) 출력 버퍼회로
DE69206122D1 (de) Ausgabevorrichtung.
KR940021418U (ko) 출력버퍼회로
KR950000305U (ko) 햄먹(hammock)
ES1020681Y (es) Mueble-gimnasio.
ES1021196Y (es) Cubre-cajas pefeccionado.
DK58392D0 (da) Forbindelser
ITRM920192A1 (it) Dispositivo di ermetizzazione.
FI921971A0 (fi) Integrerad motordrivkraftsenhet foer vattenfordon.
FI921973A0 (fi) Integrerad motordrivkraftsenhet foer vattenfordon.
ES1020550Y (es) Estuche.

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970329