IT8324249A0 - Circuito di sagomatura di impulsi di orologio. - Google Patents

Circuito di sagomatura di impulsi di orologio.

Info

Publication number
IT8324249A0
IT8324249A0 IT8324249A IT2424983A IT8324249A0 IT 8324249 A0 IT8324249 A0 IT 8324249A0 IT 8324249 A IT8324249 A IT 8324249A IT 2424983 A IT2424983 A IT 2424983A IT 8324249 A0 IT8324249 A0 IT 8324249A0
Authority
IT
Italy
Prior art keywords
clock pulse
shaping circuit
pulse shaping
circuit
clock
Prior art date
Application number
IT8324249A
Other languages
English (en)
Other versions
IT1173688B (it
Inventor
Robert Harold Krambeck
Masakazu Shoji
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of IT8324249A0 publication Critical patent/IT8324249A0/it
Application granted granted Critical
Publication of IT1173688B publication Critical patent/IT1173688B/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/04—Shaping pulses by increasing duration; by decreasing duration
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/0015—Layout of the delay element
    • H03K2005/00195—Layout of the delay element using FET's
IT24249/83A 1982-12-22 1983-12-19 Circuito di sagomatura di impulsi di orologio IT1173688B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/452,157 US4479216A (en) 1982-12-22 1982-12-22 Skew-free clock circuit for integrated circuit chip

Publications (2)

Publication Number Publication Date
IT8324249A0 true IT8324249A0 (it) 1983-12-19
IT1173688B IT1173688B (it) 1987-06-24

Family

ID=23795288

Family Applications (1)

Application Number Title Priority Date Filing Date
IT24249/83A IT1173688B (it) 1982-12-22 1983-12-19 Circuito di sagomatura di impulsi di orologio

Country Status (7)

Country Link
US (1) US4479216A (it)
EP (1) EP0129580A4 (it)
JP (1) JPS60500115A (it)
KR (1) KR840007202A (it)
GB (1) GB2133645B (it)
IT (1) IT1173688B (it)
WO (1) WO1984002621A1 (it)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4508983A (en) * 1983-02-10 1985-04-02 Motorola, Inc. MOS Analog switch driven by complementary, minimally skewed clock signals
US4527075A (en) * 1983-07-11 1985-07-02 Sperry Corporation Clock source with automatic duty cycle correction
US4639615A (en) * 1983-12-28 1987-01-27 At&T Bell Laboratories Trimmable loading elements to control clock skew
US4782253A (en) * 1984-02-15 1988-11-01 American Telephone & Telegraph Company, At&T Bell Laboratories High speed MOS circuits
US4754164A (en) * 1984-06-30 1988-06-28 Unisys Corp. Method for providing automatic clock de-skewing on a circuit board
EP0390226A1 (en) * 1984-07-31 1990-10-03 Yamaha Corporation Jitter absorption circuit
US4633226A (en) * 1984-12-17 1986-12-30 Black Jr William C Multiple channel analog-to-digital converters
US4714924A (en) * 1985-12-30 1987-12-22 Eta Systems, Inc. Electronic clock tuning system
JPS62230221A (ja) * 1986-03-31 1987-10-08 Toshiba Corp バツフア回路
US4769558A (en) * 1986-07-09 1988-09-06 Eta Systems, Inc. Integrated circuit clock bus layout delay system
EP0257724A3 (en) * 1986-08-27 1990-01-17 Ohmatoi Naoyuki Three-electrode sensor for phase comparison and pulse phase adjusting circuit for use with the sensor
US4755704A (en) * 1987-06-30 1988-07-05 Unisys Corporation Automatic clock de-skewing apparatus
US4860288A (en) * 1987-10-23 1989-08-22 Control Data Corporation Clock monitor for use with VLSI chips
US4868514A (en) * 1987-11-17 1989-09-19 International Business Machines Corporation Apparatus and method for digital compensation of oscillator drift
US4839907A (en) * 1988-02-26 1989-06-13 American Telephone And Telegraph Company, At&T Bell Laboratories Clock skew correction arrangement
US4926066A (en) * 1988-09-12 1990-05-15 Motorola Inc. Clock distribution circuit having minimal skew
JP2756325B2 (ja) * 1989-12-07 1998-05-25 株式会社日立製作所 クロック供給回路
US5118975A (en) * 1990-03-05 1992-06-02 Thinking Machines Corporation Digital clock buffer circuit providing controllable delay
US5159205A (en) * 1990-10-24 1992-10-27 Burr-Brown Corporation Timing generator circuit including adjustable tapped delay line within phase lock loop to control timing of signals in the tapped delay line
FR2681992A1 (fr) * 1991-09-30 1993-04-02 Bull Sa Circuit a retard a commande numerique.
US5640112A (en) * 1994-02-28 1997-06-17 Rikagaku Kenkyusho Clock signal distributing system
US5477180A (en) * 1994-10-11 1995-12-19 At&T Global Information Solutions Company Circuit and method for generating a clock signal
US5539333A (en) * 1995-01-23 1996-07-23 International Business Machines Corporation CMOS receiver circuit
US5525914A (en) * 1995-01-23 1996-06-11 International Business Machines Corporation CMOS driver circuit
US5548237A (en) * 1995-03-10 1996-08-20 International Business Machines Corporation Process tolerant delay circuit
US5646543A (en) * 1995-10-12 1997-07-08 Lucent Technologies Inc. Integrated circuit having reduced inductive noise
US6064707A (en) * 1995-12-22 2000-05-16 Zilog, Inc. Apparatus and method for data synchronizing and tracking
US5856753A (en) * 1996-03-29 1999-01-05 Cypress Semiconductor Corp. Output circuit for 3V/5V clock chip duty cycle adjustments
US5990716A (en) * 1996-06-27 1999-11-23 Lsi Logic Corporation Method and system for recovering digital data from a transmitted balanced signal
DE19822373C2 (de) 1998-02-20 2001-05-31 Ind Technology Res Inst Hsinch Frequenzvervielfachungsschaltung und -verfahren
US6060922A (en) * 1998-02-20 2000-05-09 Industrial Technology Research Institute Duty cycle control buffer circuit with selective frequency dividing function
US6084452A (en) * 1998-06-30 2000-07-04 Sun Microsystems, Inc Clock duty cycle control technique
DE19927903A1 (de) * 1999-06-18 2000-12-28 Bosch Gmbh Robert Vorrichtung zum Betreiben einer Last
US6356132B1 (en) 2000-01-31 2002-03-12 Agere Systems Guardian Corp. Programmable delay cell
US7571359B2 (en) * 2000-07-31 2009-08-04 Massachusetts Institute Of Technology Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals
DE10131635B4 (de) 2001-06-29 2004-09-30 Infineon Technologies Ag Vorrichtung und Verfahren zur Kalibrierung der Pulsdauer einer Signalquelle
US6518809B1 (en) 2001-08-01 2003-02-11 Cypress Semiconductor Corp. Clock circuit with self correcting duty cycle
US6771136B1 (en) 2001-12-10 2004-08-03 Cypress Semiconductor Corp. System and method for restoring the mark and space ratio of a clocking signal output from an oscillator
US7461304B1 (en) * 2003-07-07 2008-12-02 Marvell Israel (M.I.S.L.) Ltd. Integrated circuit test using clock signal modification
JP2005064701A (ja) * 2003-08-08 2005-03-10 Rohm Co Ltd クロック入出力装置
JP4556648B2 (ja) * 2004-12-03 2010-10-06 ヤマハ株式会社 デューティ比補正回路
DE102005028173B4 (de) * 2005-06-17 2007-03-08 Texas Instruments Deutschland Gmbh Integrierte CMOS-Tastverhältnis-Korrekturschaltung für ein Taktsignal
US8035455B1 (en) 2005-12-21 2011-10-11 Cypress Semiconductor Corporation Oscillator amplitude control network
DE102006011448B4 (de) * 2006-03-13 2013-08-01 Austriamicrosystems Ag Schaltungsanordnung und Verfahren zum Bereitstellen eines Taktsignals mit einem einstellbaren Tastverhältnis
DE102006061649A1 (de) * 2006-12-27 2008-07-03 Infineon Technologies Ag Einrichtung zum Einstellen eines Tastverhältnisses, Tastverhältnis-Einstellschaltung und Verfahren zum Einstellen eines Tastverhältnisses
JP4412508B2 (ja) * 2007-10-04 2010-02-10 Ｎｅｃエレクトロニクス株式会社 半導体回路
JP2010183284A (ja) * 2009-02-04 2010-08-19 Toshiba Corp 発振回路、及びメモリシステム
US8384457B2 (en) 2011-04-06 2013-02-26 Icera Inc. Duty cycle correction
US8954017B2 (en) 2011-08-17 2015-02-10 Broadcom Corporation Clock signal multiplication to reduce noise coupled onto a transmission communication signal of a communications device
ITUB20159405A1 (it) 2015-12-23 2017-06-23 St Microelectronics Srl Circuito e metodo di generazione di un segnale di clock con regolazione del duty cycle

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3646370A (en) * 1970-07-06 1972-02-29 Honeywell Inc Stabilized monostable delay multivibrator or one-shot apparatus
US3712994A (en) * 1971-07-20 1973-01-23 Int Standard Electric Corp Automatic time control circuit
US4135160A (en) * 1977-05-27 1979-01-16 Tektronix, Inc. Pulse width normalizer
US4241418A (en) * 1977-11-23 1980-12-23 Honeywell Information Systems Inc. Clock system having a dynamically selectable clock period
US4239992A (en) * 1978-09-14 1980-12-16 Telex Computer Products, Inc. Frequency tracking adjustable duty cycle ratio pulse generator
US4277697A (en) * 1979-01-15 1981-07-07 Norlin Industries, Inc. Duty cycle control apparatus
US4355283A (en) * 1980-11-28 1982-10-19 Rca Corporation Circuit and method for duty cycle control

Also Published As

Publication number Publication date
EP0129580A4 (en) 1987-09-02
GB2133645A (en) 1984-07-25
WO1984002621A1 (en) 1984-07-05
GB8332966D0 (en) 1984-01-18
JPS60500115A (ja) 1985-01-24
EP0129580A1 (en) 1985-01-02
KR840007202A (ko) 1984-12-05
GB2133645B (en) 1986-07-02
IT1173688B (it) 1987-06-24
US4479216A (en) 1984-10-23

Similar Documents

Publication Publication Date Title
IT8324249A0 (it) Circuito di sagomatura di impulsi di orologio.
IT8323550A0 (it) Circuito di interfaccia.
DE3486098T2 (de) Pulsverzoegerungsschaltung.
IT8123697A0 (it) Circuito di selezione di orologio.
IT8321325A0 (it) Circuito di completamento di chiamate.
IT8322667A0 (it) Circuito di equalizzazione di ritardo di temporizzazione.
IT7826896A0 (it) Circuito di tempificazione.
IT8125813A0 (it) Circuito di verifica di tolleranza di impulsi di orologio.
IT8124276A0 (it) Circuito di sincronizzazione d'orologio.
IT8224720A0 (it) Circuito demultiplatore.
DK92983A (da) Hylde
IT1206117B (it) Circuito demultiplatore.
IT1172334B (it) Circuito di compressione di impulsi
IT1155665B (it) Circuito di sincronizzazione
IT1172335B (it) Circuito di compressione di impulsi
IT1168612B (it) Circuito generatore di impulsi
NO820974L (no) Elektronisk tidsbryter.
DE3381749D1 (de) Impulskorrigierer.
KR840000852U (ko) 펄스 지연 회로
ATE20798T1 (de) Impulswahlschaltung.
ES266127Y (es) Circuito temporizador.
ES520555A0 (es) Circuito temporizador de seguridad intrinseca.
IT8320885V0 (it) Dispositivo contatore di impulsi.
FI834266A (fi) Aspartamefoereningar med foerbaettrad loeslighet.
ES262560Y (es) Reloj de juguete.