US8035455B1 - Oscillator amplitude control network - Google Patents

Oscillator amplitude control network Download PDF

Info

Publication number
US8035455B1
US8035455B1 US11540216 US54021606A US8035455B1 US 8035455 B1 US8035455 B1 US 8035455B1 US 11540216 US11540216 US 11540216 US 54021606 A US54021606 A US 54021606A US 8035455 B1 US8035455 B1 US 8035455B1
Authority
US
Grant status
Grant
Patent type
Prior art keywords
voltage
current
connected
amplitude
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11540216
Inventor
Michael McMenamy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Monterey Research LLC
Original Assignee
Cypress Semiconductor Corp (US)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L5/00Automatic control of voltage, current, or power

Abstract

An amplitude control circuit (100) can include a peak level detect circuit (102) that generates a peak voltage signal (Vpeak′) based on a peak level of signal Xosc. An amplitude bias control circuit (104) can generate a bias voltage Vbc that can correspond to a peak amplitude of a received oscillator signal Xosc, and can change according to variations in a transistor threshold voltage due to process, operating conditions and voltage.

Description

This application claims the benefit of U.S. provisional application Ser. No. 60/752,803 filed Dec. 21, 2005, the contents of which are incorporated by reference herein.

TECHNICAL FIELD

The present invention relates generally to oscillator circuits, and more particularly to circuits that control the amplitude of an oscillator output signal.

BACKGROUND OF THE INVENTION

In crystal oscillator circuits, a crystal can be driven at its resonant frequency to generate a high quality periodic signal. In such circuits it can be desirable to regulate the amplitude of the oscillator drive signal. Such amplitude regulation can increase the lifetime of the circuit. In addition, regulation can reduce the likelihood of harmonic mode oscillation, which can introduce higher, unwanted frequencies into the oscillator signal.

To better understand various features of the disclosed embodiments, a previously known amplitude control circuit will now be described. An amplitude control circuit is shown in FIG. 4, and designated by the general reference character 400. An amplitude control circuit 400 (or amplitude control loop ACL) can include an input section 402, a conversion section 404, an output drive section 406, and filter section 408. An input section 402 can generate a peak detection voltage representing a peak level of input signals inp and inn. In addition, input section 402 can generate an average current based on such signals.

A peak voltage value can be stored by a capacitor C41 at node 410. Such a value can be applied, via conversion section 404, to output drive section 406. This can generate an output signal at node 412. Such a signal can result in the generation of an output current for controlling an amplifier that drives a crystal.

A circuit like that of FIG. 4 is shown in co-pending provisional patent application Ser. No. 60/506,265, titled AMPLITUDE CONTROL FOR CRYSTAL OSCILLATOR, by Mike McMenamy, filed Sep. 25, 2003 and nonprovisional patent application Ser. No. 10/949,902, filed Sep. 24, 2004, having the same title and inventor.

A drawback to an arrangement like that of FIG. 4 can be that at lower supply voltages, such a circuit may not provide a correct amplitude control.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block schematic diagram of an amplitude control circuit according to a first embodiment of the present invention.

FIG. 2 is a block schematic diagram of an amplitude control circuit according to a second embodiment of the present invention.

FIG. 3 is a detailed schematic diagram of an amplitude control circuit according to a third embodiment of the present invention.

FIG. 4 is a block schematic diagram of a previously known amplitude control circuit.

FIG. 5 is a detailed schematic diagram of an amplitude control circuit according to a fourth embodiment of the present invention.

DETAILED DESCRIPTION

Various embodiments of the present invention will now be described in detail with reference to a number of drawings. The embodiments show circuits that can serve as amplitude control circuits within oscillator circuits, more particularly, within crystal oscillator circuits.

An amplitude control circuit according to a first embodiment is set forth in block schematic diagram in FIG. 1, and designated by the general reference character 100. An amplitude control circuit 100 can include a peak level detect circuit 102, an amplitude bias control circuit 104, an output amplifier 106, and an amplifier drive current source 108.

A peak level detect circuit 102 can receive an oscillator signal (Xosc) from an oscillator source, such as a crystal, as but one example. A peak level detect circuit 102 can determine a peak voltage value (Vpeak) based on a peak level of signal Xosc. A peak voltage can be a maximum level of a signal Xosc with respect to a predetermined voltage. More particularly, a peak voltage can be a maximum difference of signal Xosc with respect to a power supply level, even more particularly, with respect to a high power supply voltage.

A gain and level shifting circuit 104 can include an input bias control transistor M10, a current mirror that includes M12 and M14, a diode connected load device M13, a first current source 110, a resistance R10, a resistance R12, and a second current source I12. A bias control transistor M10 can have a source connected to a first power supply node 110, a gate connected to the output of the peak level detect circuit 102, and a drain connected to a diode connected transistor M12. A current mirroring transistor M14 can have a source connected to second power supply node 112, its gate connected to diode device M12, and a drain connected to diode connected transistor M13, a resistor R12, and a current source I12. A first current source I10 can provide a current to a resistor R10. Resistance R10 can be connected between current source I10 and a bias control node 114. A resistance R12 can be connected between node 114 and current source I12.

In such an arrangement, in response to a variation in a peak voltage value Vpeak, amplitude bias control circuit 104 can alter a bias control voltage Vbc generated on bias control node 114.

Output amplifier circuit 106 can amplify a bias control voltage Vbc to generate an output signal Vref. In response to voltage Vref, amplifier bias current source 108 can alter a drive bias current I DRIVE, and thereby increase or decrease the amplitude of an oscillating signal.

In the above arrangement, an amplitude bias control circuit 104 can provide selectable bias points for amplitude control according to resistance values R10 and R12. Such an arrangement can enable an amplitude setting (Vbc) to be set with respect to ground. In this way, even at lower supply voltages, a wide range of bias points can be available. This can provide a usable bias point range that is close to a low power supply voltage, which can be advantageous for NMOS type amplifiers.

It is also noted that in an arrangement like that of FIG. 1, a resistance R10 and R12 can be established by a number of resistors, thus dividing up the gate-to-source voltage Vgs seen by n-channel transistors in the circuit. By doing so, effects of process variation on a threshold voltage of M10 can be reduced.

It is noted that in alternate embodiments, a bias control transistor can be a p-channel device, and an amplitude bias control circuit containing such a p-channel device can provide an amplitude bias voltage between a p-channel threshold voltage and a high power supply voltage. Such an arrangement can be advantageous for a PMOS type amplifier.

An amplitude control circuit according to a second embodiment is set forth in block schematic diagram in FIG. 2, and designated by the general reference character 200. An amplitude control circuit 200 can include a peak level detect and level shift circuit 202, an output amplifier 206, an amplifier drive current source 208, and a negative feedback loop 210.

A peak level detect and level shift circuit 202 can generate a bias voltage Vbias that can correspond to a peak amplitude of a received oscillator signal Xosc. A bias voltage Vbias can be dependent upon a threshold voltage of a first conductivity type transistor. That is, variations due to process, operating conditions and voltage that affect such a threshold voltage can be reflected in a resulting bias voltage Vbias.

An output amplifier 206 can include a bias current source I20, a pair of differential transistors P20/P22, and load transistors N20/N22. A bias current source I20 can provide a current source to differential pair P20/P22. A first differential transistor P20 can have a source-drain connected between current source I20 and load device N20, and a gate that receives bias voltage Vbias. A second differential transistor P22 can have a source-drain connected between current source I20 and load device N22, and a gate coupled to negative feedback circuit 210. Load devices N20/N22 can be transistors connected in “diode” configuration (gates coupled to their respective drains). An output voltage Vref can be generated at a regulation voltage node 212 formed at the drain-drain connection of transistors P22 and N22. Transistors N20/N22 can be of the same conductivity type as that utilized to generate the bias voltage Vbias.

In a preferred embodiment, differential transistors P20/P22 can be p-channel transistors, and load devices can be n-channel transistors.

A negative feedback circuit 210 can provide negative feedback for differential transistor P22. In particular, as a potential at node 212 begins to fall (transistor P22 sources less current), negative feedback circuit 210 can lower the potential applied to the gate of transistor P22. Conversely, as a potential at node 212 rises (transistor P22 sources more current), negative feedback circuit 210 can raise the potential applied to the gate of transistor P22. Amplifier drive current source 208 can alter a drive current I DRIVE in response to an output voltage Vref, and thereby increase or decrease the amplitude of an oscillating signal.

In the above arrangement, a voltage generated across diode connected transistor N22 can serve to mirror variations in Vbias, as both are based on the same type transistor. This can remove variations that might otherwise occur when other biasing arrangements are utilized. That is, an amplifier bias on voltage (Vref) can correlate to an amplitude bias voltage Vbias.

The above arrangement can also allow an amplitude control circuit 200 to operate at lower supply potentials as variations in amplifier control Vref are reduced with respect to a bias voltage Vbias.

Referring now to FIG. 3, an amplitude control circuit according to a third embodiment is set forth in a schematic diagram in FIG. 3, and designated by the general reference character 300. An amplitude control circuit 300 can include a peak detect circuit 302, a level shift circuit 304, an amplitude bias circuit 306, an output differential amplifier circuit 308, a feedback and level shifting circuit 310, and a current drive circuit 312. A peak level detect circuit 302 can include current source transistors P30/P32, differential pair transistors P34/P36, load transistors N30/N32, drive transistor N34, and capacitor C30. Current source transistors P30/P32 can receive a bias voltage pbias at a level between a high power supply voltage Vpwr and a low power supply voltage Vgnd. Transistor P30 can provide a bias current to sources of differential pair P34/P36. Transistor P32 can provide a bias current to charge capacitor C30.

Differential transistor P34 can receive an oscillator signal (Xosc) that can vary from a low power supply voltage Vgnd. When transistor P34 turns on, drive transistor N34 can be turned on, driving a voltage stored at node 314 to match the input potential Xosc at its closest excursion to negative supply potential Vgnd. Transistor P36 can have a gate coupled to node 314. In such an arrangement, a voltage at node 314 can be generated by transistor P32 charging capacitor C30. However, when signal Xosc reaches a peak value, transistor N34 can be turned on, discharging node 314 to a peak voltage value.

A level shift circuit 304 can include a first leg formed by transistors P38 and N36, and a second leg formed by transistors P40 and N38. Transistor P38 can have a source connected to a high power supply node 316 and a gate connected to node 314. Transistor N36 can be a load device, connected in a diode configuration with gate and drain connected to the drain of transistor P38 and a source connected to a low power supply node 318. Transistor N38 can have a source connected to a low power supply node 318 and a gate connected to the drain-drain connection of P38/N36. Transistor P40 can be a load device, connected in a diode configuration with gate and drain connected to the drain of transistor N38 and a source connected to a high power supply node 316.

In such an arrangement, a voltage Vpeak can be level shifted to generate a voltage Vhb at a node 320.

An amplitude bias circuit 306 can include a current source transistor P42, an amplitude control transistor N40, resistors R40, R42, R44, and bias transistor N42. Transistor P42 can have a source connected to a high power supply node 316 and a gate that receives bias voltage pbias. Transistor N40 can have a drain connected to a high power supply node 316, a gate connected to a drain of transistor P42, and a source connected to node 320. Resistor R40 can be connected between the gate of transistor N40 and an amplitude bias control node 322. Resistors R42 and R44 can be connected in series between node 322 and node 320. Transistor N42 can have a source-drain path between node 320 and low power supply voltage node 318, and a gate that receives a bias voltage nbias.

An amplitude bias circuit 306 can generate a bias control voltage Vbc at node 322 in the same general fashion as described above in FIG. 1 with respect to item 104. Thus, amplitude bias circuit 306 can provide a bias point with reference to a low power supply voltage Vgnd that is adjustable by positioning node 322 at a selected point within a divided resistance between gate of transistor N40 and node 320. This provides a range of bias setting points with respect to a low power supply voltage Vgnd.

An output differential amplifier circuit 308 can include a differential amplifier circuit that includes a current source transistor P50, differential pair P52/P54, and load transistors N52 and N54. This differential amplifier circuit can operate in the same general fashion as described in FIG. 2 with reference to 204. Thus, a control voltage Vref for establishing an operating current of an amplifier can be generated at node 324 that tracks variations in n-channel devices.

Output differential amplifier circuit 308 also includes input circuitry on both sides of differential pair P52/P54. On an input side (side with transistor P52), input circuitry can include transistors N44/N46, P44/P46/N48 and P48/N50 and resistor R46. Transistor N44 can have a drain connected to a high power supply voltage node 316, a gate coupled to node 322, and transistor N46 can have a drain connected to the source of transistor N44, a gate connected to bias voltage nbias, and a source connected to low power supply voltage 318.

Transistor P44 can have a source connected to a high power supply voltage node 316 and a gate that receives a bias voltage pbias. Transistor P46 has a source connected to the drain of transistor P44 and a gate connected to the drain-drain connection of transistors N44/N46. Transistor N48 can be connected in a diode configuration between the drain of transistor P46 and a low power supply node 318.

Transistor P48 can be connected in a diode configuration to a high power supply node 316. Resistor R46 can be connected between the gate-drain connection of transistor P48 and the drain of transistor N50. Transistor N50 can have a drain connected to resistor R46, a gate connected to the gate/drain connection of transistor N48, and a source connected to a low power supply node 318. A first input of differential pair P52/P54 can be connected to the drain of transistor N50.

On an output side (side with transistor P54), input circuitry can mirror the arrangement of the input side, and include transistors N60/N62, P44/P56/N58 and P48/N56 and resistor R48.

A feedback circuit 310 can include transistor P58, N64 and resistor R50. Transistor P58 can have a source connected to high power supply node 316 and a gate connected to bias voltage pbias. Resistor R50 can be connected between the drain of transistor P58 and node 324, which provides Vref. Transistor N64 has a drain connected to node 324, a gate that receives bias voltage nbias, and a source connected to low power supply node 318.

In such an arrangement, feedback 310 can drive a gate of transistor N60 according to potential Vref.

A current drive circuit 312 can include an n-channel transistor N66 having a drain that provides a current connection for an amplifier, a gate connected to node 324, and a source connected to a low power supply node 318.

In this way, a current lamp can be generated in response to a detected peak voltage according to changes occurring a diode connected n-channel device. Bias levels for generating the current lamp can correlate to a threshold voltage of an-channel device.

Referring now to FIG. 5 an amplitude control circuit according to a fourth embodiment is set forth in a schematic diagram in FIG. 5, and designated by the general reference character 500. An amplitude control circuit can include a peak detector for capturing negative peak voltages 501, a buffer amplifier for the negative peak detector output 502, a peak detector for capturing positive peak voltages 503, a buffer amplifier for the positive peak detector 504, a gain stage 505, an output stage 506, and an amplitude set network 507 for setting the desired value of peak to peak voltage magnitude of the oscillator.

A negative peak detector 501 can be comprised of a p-channel insulated gate field effect transistor (referred to herein as PMOS) input source coupled differential pair P2/P3, with drains connected to drain terminals of n-channel MOS (NMOS) devices of an active load N1/N2 respectively, and biased by current source P1 connected to the common source terminals of devices P2 and P3. The gate of an amplifier device N3 may be connected to the common drains of devices P2 and N1 and have its drain connected to the gate of P3. Negative peak detector circuit 501 can be set to unity gain when the peak detector has input voltages at its input terminals which are nearly equal, with a current source device P4 providing a small “droop” current with its drain connected to the drain of N3 and gate of P3. Load device N2 may be diode connected to set the current in load device N1. A hold capacitor C1 may be connected between the gate of P3, the drain of N3, the drain of and P4 and ground (e.g., a low power supply voltage). The high current available in the drain of N3 allows the negative peak detector 501 to capture input voltages at the gate of P2 when that potential is lower than the hold voltage at the gate of P3, while the small current in the drain of P4 allows the circuit to track diminishing values of negative peak voltages. The ratio of the currents in the drains of devices P1 and P4 may be chosen to set a small droop rate relative to the period of oscillations of the input to the peak detector.

A buffer amplifier 502 may be comprised of a PMOS input source coupled differential pair of transistors P6/P7, with the common source terminal connected to a current source device P5. Input devices P6 and P7 may have their drains connected to the drains of active load devices N4 and N5 respectively. Device N5 may be diode connected to control the current in active load device N4. The common drains of devices P6 and N4 may be connected to the gate of amplifier device N6. The drain of N6 may be connected to the gate of P7, closing the amplifier loop in unity gain. Current source device P8 may have its drain connected to the drain of N6 and the gate of P7, with its current set to one half of the drain current in current source P5, forming a class “A” output operational amplifier with minimal built in input referred offset voltage. Capacitor C2 may be connected between the gate of P7 and the gate of N6 in order to stabilize the closed loop amplifier 502.

A positive peak detector 503 may be comprised of an NMOS source coupled differential pair of transistors N7/N8, with the gate of N7 connected to the input to the amplitude control circuit and transistor P2, a current source device N9 connected to the common sources of devices N7/N8, with the drains of devices N7 and N8 connected to the drains of active load devices P9/P10 respectively. Device P10 may be diode connected to set the current in load device P9. The common drains of devices N7 and P9 may be connected to the gate of an amplifier device P11. P11 may have its drain connected to the gate of device N8 to set unity gain when the input voltages to the positive peak detector are comparable. Current source device N10 may have its drain connected to the gate of N8 and the drain of P11, with its current set to a small “droop” current to allow the peak detector to capture diminishing values of positive peak voltage. Hold capacitor C3 may be connected to the common drains of devices P11 and N10 and the gate of N8 to hold the positive peak voltage.

A buffer amplifier 504 may be connected to the positive peak detector output and realized with devices P12-N13 and C4 identically to that described for buffer amplifier 502.

A resistor R1 may be connected between the outputs of buffer amplifiers 502 and 504, so that the difference voltage between positive and negative peak values of the input to the amplitude regulator may be converted into a current.

A gain stage 505 may be a scaled replica of the output stage of buffer amplifier 504, with the drain of current source device P16 connected to the drain of amplifier device N14, and the gate of N14 connected to the gate of amplifier device N13 in buffer amplifier 504. The common drains of gain stage devices P16 and N14 may be connected to ground through resistor R2. The scale factor between devices N14 and N13, multiplied by the scale factor between resistors R2 and R1, may set the gain of the amplitude regulator. A capacitor may be connected in parallel with resistor R2 to set the dominant pole of the amplitude regulator if desired.

An output stage 506 may be comprised of an input PMOS source coupled transistor pair P18/P19, with the gate of P18 connected to R2 and the common drains of P16 and N14 in gain stage 505. The gate of device P19 may be connected to ground through a resistor R3, and to the drain of a current source device P20, with the product of the drain current of P20 and the resistance of R3 equal to a reference voltage which may be chosen to provide sufficient voltage between the gates of P18/P19 and positive supply for the circuit to function linearly. Current source device P17 may be connected to the common drains of devices P18/P19, and the value of this current will determine the initial value of the current in the amplifier driving the resonant network before oscillation amplitude grows sufficiently to allow the amplitude control circuit to regulate the magnitude of the oscillatory waveform. Diode connected devices N15 and N16 may be connected to the drains of devices P18 and P19 respectively. Output current source device N17 may have its gate connected to the gate-drain of device N15 drain and the drain of P18, and its drain may be connected to output reference diode device P21.

In this implementation an NMOS Pierce oscillator is biased by a PMOS current source which is in turn biased by the voltage on PMOS diode device P21 in the amplitude regulator 500.

An amplitude set network may be implemented with a block of three current DACs 507. Two matched current sources may be connected across the terminals of R1, so that when the gate voltages of P18 and P19 are equal, the output stages of buffer amplifiers 502 and 504 are at balance, neither sinking nor sourcing current through R1, reducing systematic offset in the amplitude regulator 500. A third current source is connected to resistor R2, providing an offset voltage which determines the magnitude of peak to peak oscillations on the resonant network. All three current sources are realized with current digital-to-analog converters (DACs), the currents on the terminals of R1 are equal and of opposite polarity, and the current on R2 is equal to that on R1s terminals multiplied by the ratio of R2 to R1, and all current outputs are controlled by an N bit digital word which sets the magnitude and resolution of available amplitude settings.

It is understood that the embodiments of the invention may be practiced in the absence of an element and or step not specifically disclosed. That is, an inventive feature of the invention can be elimination of an element.

Accordingly, while the various aspects of the particular embodiments set forth herein have been described in detail, the present invention could be subject to various changes, substitutions, and alterations without departing from the spirit and scope of the invention.

Claims (20)

1. An amplitude control circuit, comprising:
a first peak detector circuit configured to generate a first peak voltage signal corresponding to a first peak voltage of an input signal, wherein the first peak voltage of the input signal is a largest difference between the input signal and a first reference potential;
a second peak detector circuit configured to generate a second peak voltage signal corresponding to a second peak voltage of the input signal, wherein the second peak voltage is a largest difference between the input signal and a second reference potential; and
an output differential amplifier comprising a differential pair of output drive transistors of a first conductivity type, each output drive transistor having a drain coupled to a power supply node by a diode connected transistor of a second conductivity type, a first of the output drive transistors having a gate coupled to the first peak voltage signal and at least a first amplitude setting current source.
2. The amplitude control circuit of claim 1, wherein:
the at least first peak detector circuit includes a positive peak detector section comprising an input differential pair that includes
a first input transistor having a gate coupled to receive the input signal,
a second input transistor having a gate coupled to a first terminal of a first hold capacitor, and
a peak leveling device that creates a current path between the first terminal of the first hold capacitor and a power supply node in response to the potential at the drain of the first input transistor.
3. The amplitude control circuit of claim 2, wherein:
the first and second input transistors comprise p-channel insulated gate field effect transistors; and
the peak level device comprises an n-channel transistor having a gate coupled to the drain of the first input transistor and a drain coupled to the gate of the second input transistor.
4. The amplitude control circuit of claim 2, wherein:
the at least first peak detector further includes a negative peak detector section comprising an input differential pair that includes
a third input transistor having a gate coupled to receive the input signal,
a fourth input transistor having a gate coupled to a first terminal of a second hold capacitor, and
a peak level device that creates a current path between the first terminal of the second hold capacitor and a power supply node in response to the potential at the drain of the first input transistor.
5. The amplitude control circuit of claim 4, further including:
a first buffer amplifier that buffers a potential at the first terminal of the first hold capacitor; and
a second buffer amplifier that buffers a potential at the first terminal of the second hold capacitor.
6. The amplifier control circuit of claim 1, wherein:
an amplitude selection section, comprising
an amplitude control transistor having a drain coupled to a first power supply node, a source coupled to the peak voltage signal, and
a plurality of resistors coupled in series between the gate of amplitude control transistor and a source of the amplitude control transistor.
7. The amplitude control circuit of 6, wherein:
the amplitude control transistor comprises an n-channel transistor, and the first power supply node is a high power supply node.
8. The amplitude control circuit of 6, wherein:
the amplitude control transistor comprises a p-channel transistor, and the first power supply node is a low power supply node.
9. The amplitude control circuit of claim 1, wherein:
at least a first current source that provides the amplitude setting current source.
10. The amplitude control circuit of claim 9, wherein:
the at least first current source comprises a current digital-to-analog converter.
11. An amplitude control circuit, comprising:
an amplifier drive current source that provides a drive current in response to a control signal at a control node;
an output drive amplifier that generates the control signal in response to an amplitude bias signal;
an amplitude setting circuit, comprising
at least a first current source that provides a first current, the control node voltage change in response to changes in the first current;
a first peak detector circuit that generates a first output voltage at a first hold node corresponding to a first peak voltage of an input signal, the first peak voltage being a largest difference between the input signal and a first reference potential; and
second peak detector circuit that generates a second output voltage at a second hold node corresponding to a second peak voltage of the input signal, the second peak voltage being a largest difference between the input signal and a second reference potential.
12. The amplitude control circuit of claim 11, wherein:
the output drive amplifier comprises a differential pair of output drive transistors of one conductivity type, each output drive transistor having a drain coupled to one of the power supply nodes by a diode connected transistor of another conductivity type, a first of the output drive transistors having a gate coupled to receive the amplitude bias signal, a second of the output drive transistors having a drain that provides the control signal; and
the drive current source comprises a drive transistor having a gate coupled to receive the control signal.
13. The amplitude control circuit of claim 11, wherein:
the first peak voltage is coupled to a second peak voltage by a resistance.
14. The amplitude control circuit of claim 11, wherein:
the amplitude setting circuit further includes
the first current source being coupled to the first hold node, and
a second current source coupled to the second hold node.
15. The amplitude control circuit of claim 11, wherein:
the first peak detector circuit and second peak detector each includes a differential amplifier output stage.
16. The amplitude control circuit of claim 11, wherein:
the amplitude setting circuit further includes an offset current source coupled to the control node.
17. An amplitude control circuit, comprising:
at least a first peak level detect means for detecting a peak voltage of an input signal;
amplitude bias means for generating an amplitude bias voltage from a plurality of resistors coupled between a gate and a source of an amplitude bias transistor; and
means for generating a current control voltage across a diode connected transistor based on amplitude bias voltage.
18. The amplitude control circuit of claim 17, wherein:
the means for generating a current control voltage includes differential amplifying means for amplifying the bias voltage to generate the current control voltage.
19. The amplitude control circuit of claim 17, further including:
negative feedback means for reducing the current control voltage in response to increasing in the current control voltage and increasing the current control voltage in response to decreases in the current control voltage.
20. The amplitude control circuit of claim 17, further including:
the peak level detect means includes differential transistors of a first conductivity type; and
level shifting means for level shifting a peak voltage signal from the peak level detect means from an input signal generated across a load transistor of a second conductivity type, to an output signal generated across a load transistor of the first conductivity type.
US11540216 2005-12-21 2006-09-29 Oscillator amplitude control network Active 2028-09-27 US8035455B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US75280305 true 2005-12-21 2005-12-21
US11540216 US8035455B1 (en) 2005-12-21 2006-09-29 Oscillator amplitude control network

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11540216 US8035455B1 (en) 2005-12-21 2006-09-29 Oscillator amplitude control network

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13829855 Continuation US9218745B2 (en) 2002-12-19 2013-03-14 Virtual simulator method and system for neuromuscular training and certification via a communication network

Publications (1)

Publication Number Publication Date
US8035455B1 true US8035455B1 (en) 2011-10-11

Family

ID=44741128

Family Applications (1)

Application Number Title Priority Date Filing Date
US11540216 Active 2028-09-27 US8035455B1 (en) 2005-12-21 2006-09-29 Oscillator amplitude control network

Country Status (1)

Country Link
US (1) US8035455B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120068774A1 (en) * 2010-09-21 2012-03-22 Qualcomm Incorporated Amplitude Control for Oscillator
US20120154066A1 (en) * 2010-12-20 2012-06-21 Ricoh Company, Ltd Oscillator, and clock generator, semiconductor device, and electronic device including the same

Citations (246)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6181218B2 (en)
US2671896A (en) 1942-12-18 1954-03-09 Itt Random impulse system
US2953780A (en) 1959-04-09 1960-09-20 Gen Precision Inc Doppler simulator
US3569867A (en) 1968-06-03 1971-03-09 Rca Corp Temperature-compensated frequency-voltage linearizing circuit
US3689754A (en) 1970-12-07 1972-09-05 Sperry Rand Corp Function generator
US3740588A (en) 1969-12-08 1973-06-19 Gen Electric Time ratio switching control system
US3831113A (en) 1973-06-01 1974-08-20 Rca Corp Relaxation oscillator
US3868597A (en) 1973-05-11 1975-02-25 Itt Integrable quartz oscillator circuit employing field effect transistors
US3878527A (en) 1970-10-07 1975-04-15 Itt Radiant energy receiver circuits
US3940760A (en) 1975-03-21 1976-02-24 Analog Devices, Inc. Digital-to-analog converter with current source transistors operated accurately at different current densities
US4013979A (en) 1974-09-20 1977-03-22 Centre Electronique Horloger S.A. Cmos oscillator with first and second mos transistors of opposed type integrated on the same substrate
US4061987A (en) 1976-02-27 1977-12-06 Nippon Gakki Seizo Kabushiki Kaisha Voltage-controlled type oscillator
US4121162A (en) 1976-06-14 1978-10-17 Motorola, Inc. Digital phase locked loop tuning system
US4138671A (en) 1977-02-14 1979-02-06 Precision Monolithics, Inc. Selectable trimming circuit for use with a digital to analog converter
US4223524A (en) 1978-03-17 1980-09-23 Citizen Watch Co., Ltd. Quartz oscillation circuit for electronic timepieces
US4230953A (en) 1978-07-31 1980-10-28 National Semiconductor Corporation Non-linear control circuit
US4242604A (en) 1978-08-10 1980-12-30 National Semiconductor Corporation MOS Input circuit with selectable stabilized trip voltage
US4250464A (en) 1978-07-03 1981-02-10 Rca Corporation Multi-mode relaxation oscillator
US4272760A (en) 1979-04-10 1981-06-09 Burr-Brown Research Corporation Self-calibrating digital to analog conversion system and method
US4344067A (en) 1979-11-21 1982-08-10 Motorola, Inc. Analog to digital converter and method of calibrating same
US4397945A (en) 1981-06-10 1983-08-09 Millipore Corporation Test method and apparatus for the presence of microorganism in syringe
US4397211A (en) 1981-12-30 1983-08-09 Mattel, Inc. Circuit for producing musical tones
US4479216A (en) 1982-12-22 1984-10-23 At&T Bell Laboratories Skew-free clock circuit for integrated circuit chip
US4492934A (en) 1981-02-12 1985-01-08 Tokyo Shibaura Denki Kabushiki Kaisha Voltage controlled oscillator with linear characteristic
US4527075A (en) 1983-07-11 1985-07-02 Sperry Corporation Clock source with automatic duty cycle correction
US4578649A (en) 1985-02-04 1986-03-25 Motorola, Inc. Random voltage source with substantially uniform distribution
US4588968A (en) 1984-02-16 1986-05-13 National Semiconductor Corporation Low noise constant amplitude oscillator circuit
US4609884A (en) 1985-05-06 1986-09-02 Motorola, Inc. Level control for a voltage controlled oscillator
US4646031A (en) 1985-02-07 1987-02-24 Fast Raymond D Narrowband phase-lock loop circuit with automatic convergence
US4689740A (en) 1980-10-31 1987-08-25 U.S. Philips Corporation Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations
US4689581A (en) 1983-11-04 1987-08-25 Inmos Limited Integrated circuit phase locked loop timing apparatus
US4692718A (en) 1985-04-12 1987-09-08 U.S. Philips Corporation Tunable astable multivibrator with buffer transistors
US4710730A (en) 1987-03-20 1987-12-01 Motorola, Inc. Data clock oscillator having accurate duty cycle
US4736123A (en) 1986-03-31 1988-04-05 Kabushiki Kaisha Toshiba MOS logic input circuit having compensation for fluctuations in the supply voltage
US4771251A (en) 1987-10-23 1988-09-13 Control Data Corporation Ring oscillator
US4788466A (en) 1987-11-09 1988-11-29 University Of Arkansas Piezoelectric sensor Q-loss compensation
US4797580A (en) 1987-10-29 1989-01-10 Northern Telecom Limited Current-mirror-biased pre-charged logic circuit
WO1989006456A1 (en) 1988-01-07 1989-07-13 Motorola, Inc. Low voltage and low power frequency synthesizer
US4855683A (en) 1987-11-18 1989-08-08 Bell Communications Research, Inc. Digital phase locked loop with bounded jitter
US4868525A (en) 1988-09-23 1989-09-19 Dallas Semiconductor Corporation Temperature-stabilized oscillator
US4882549A (en) 1988-11-16 1989-11-21 Zvi Galani Center offset microwave frequency synthesizer
US4943788A (en) 1988-03-28 1990-07-24 Plessey Overseas Limited Broad band VCO control system for clock recovery
US4947169A (en) 1989-10-24 1990-08-07 Burr-Brown Corporation Dummy/trim DAC for capacitor digital-to-analog converter
US4956618A (en) 1989-04-07 1990-09-11 Vlsi Technology, Inc. Start-up circuit for low power MOS crystal oscillator
US4959557A (en) 1989-05-18 1990-09-25 Compaq Computer Corporation Negative feedback circuit to control the duty cycle of a logic system clock
US4970472A (en) 1989-09-01 1990-11-13 Delco Electronics Corporation Compensated phase locked loop circuit
US4977381A (en) 1989-06-05 1990-12-11 Motorola, Inc. Differential relaxation oscillator
US4980653A (en) 1989-09-05 1990-12-25 Motorola, Inc. Phase locked loop
US4996444A (en) 1989-09-21 1991-02-26 Northern Telecom Limited Clock recovery circuit
US5019729A (en) 1988-07-27 1991-05-28 Kabushiki Kaisha Toshiba TTL to CMOS buffer circuit
US5036294A (en) 1990-12-03 1991-07-30 Motorola Inc. Phase locked loop having low-frequency jitter compensation
US5036300A (en) 1989-07-07 1991-07-30 Sgs-Thomson Microelectronics S.A. Integrated circuit with microprocessor and programmable internal clock
US5084685A (en) 1989-11-21 1992-01-28 Siemens Aktiengesellschaft Microcomputer having an integrated RC oscillator with programmable frequency
US5095280A (en) 1990-11-26 1992-03-10 Integrated Circuit Systems, Inc. Dual dot clock signal generator
US5103675A (en) 1989-12-20 1992-04-14 Komninos Nikolaos I Signal detector and method for detecting signals having selected frequency characteristics
US5111081A (en) 1990-12-20 1992-05-05 International Business Machines Corporation Process compensated input switching threshold of a CMOS receiver
US5117206A (en) 1989-12-05 1992-05-26 Seiko Epson Corporation Variable capacitance integrated circuit usable in temperature compensated oscillators
US5126692A (en) 1987-08-03 1992-06-30 Western Digital Corporation Variable frequency system having linear combination of charge pump and voltage controlled oscillator
US5132642A (en) 1991-10-04 1992-07-21 Motorola, Inc. PLL using asynchronously resettable divider to reduce lock time
US5138281A (en) 1990-07-20 1992-08-11 U.S. Philips Corporation Apparatus for maintaining the frequency of an oscillator within a predetermined frequency range
US5140197A (en) 1990-08-13 1992-08-18 Dallas Semiconductor Corporation Filtered detection plus propagated timing window for stabilizing the switch from crystal to ring oscillator at power-down
US5142247A (en) 1991-08-06 1992-08-25 Compaq Computer Corporation Multiple frequency phase-locked loop clock generator with stable transitions between frequencies
US5144254A (en) 1991-09-30 1992-09-01 Wilke William G Dual synthesizer including programmable counters which are controlled by means of calculated input controls
US5144264A (en) 1991-11-01 1992-09-01 Motorola, Inc. Wideband voltage controlled oscillator having open loop gain compensation
US5148447A (en) 1987-09-30 1992-09-15 Kabushiki Kaisha Toshiba Control device in transceiver
US5150079A (en) 1990-03-27 1992-09-22 Dallas Semiconductor Corporation Two-mode oscillator
US5151613A (en) 1990-08-22 1992-09-29 Sharp Kabushiki Kaisha Large scale integrated circuit device for switching oscillation circuit
US5175884A (en) 1990-06-01 1992-12-29 Motorola, Inc. Voltage controlled oscillator with current control
US5182528A (en) 1990-11-14 1993-01-26 Ilatron Ltd. Frequency synthesizer having microcomputer supplying analog and digital control signals to VCO
US5196810A (en) 1989-12-09 1993-03-23 Robert Bosch Gmbh Plural oscillator circuit arrangement for rapidly resetting a computer circuit
US5200751A (en) 1989-06-26 1993-04-06 Dallas Semiconductor Corp. Digital to analog converter using a programmable logic array
US5202687A (en) 1991-06-12 1993-04-13 Intellectual Property Development Associates Of Connecticut Analog to digital converter
US5204877A (en) 1991-02-07 1993-04-20 Clarion Co., Ltd. Spread spectrum modulating device
US5204559A (en) 1991-01-23 1993-04-20 Vitesse Semiconductor Corporation Method and apparatus for controlling clock skew
US5212412A (en) 1992-10-26 1993-05-18 Codex Corporation Power on reset circuit having hysteresis inverters
US5226058A (en) 1991-09-30 1993-07-06 Motorola, Inc. Spread spectrum data processor clock
US5235617A (en) 1991-06-11 1993-08-10 Digital Equipment Corporation Transmission media driving system
US5250911A (en) 1992-04-20 1993-10-05 Hughes Aircraft Company Single-ended and differential transistor amplifier circuits with full signal modulation compensation techniques which are technology independent
US5254955A (en) 1989-08-25 1993-10-19 Anritsu Corporation Advanced phase locked loop circuit
US5268599A (en) 1990-09-27 1993-12-07 Kabushiki Kaisha Toshiba TTL to CMOS input buffer using CMOS structure
US5289138A (en) 1992-07-30 1994-02-22 Amdahl Corportion Apparatus for synchronously selecting different oscillators as system clock source
US5302920A (en) 1992-10-13 1994-04-12 Ncr Corporation Controllable multi-phase ring oscillators with variable current sources and capacitances
US5304955A (en) 1992-11-19 1994-04-19 Motorola, Inc. Voltage controlled oscillator operating with digital controlled loads in a phase lock loop
US5307071A (en) 1992-04-17 1994-04-26 Hughes Aircraft Company Low noise frequency synthesizer using half integer dividers and analog gain compensation
US5319370A (en) 1992-08-31 1994-06-07 Crystal Semiconductor, Inc. Analog-to-digital converter with a continuously calibrated voltage reference
US5321319A (en) 1992-06-08 1994-06-14 Advanced Micro Devices, Inc. High speed CMOS bus driver circuit that provides minimum output signal oscillation
US5331296A (en) 1992-10-16 1994-07-19 National Semiconductor Corporation Oscillator having controllable frequency compensation for suppressing undesired frequency of oscillation
US5345195A (en) 1992-10-22 1994-09-06 United Memories, Inc. Low power Vcc and temperature independent oscillator
US5347173A (en) 1990-07-31 1994-09-13 Texas Instruments Incorporated Dynamic memory, a power up detection circuit, and a level detection circuit
US5349544A (en) 1988-06-15 1994-09-20 Advanced Micro Devices, Inc. Programmable system synchronizer
US5355033A (en) 1991-05-24 1994-10-11 Samsung Electronics Co., Ltd. Data input buffer circuit for use in a semiconductor memory device
US5355097A (en) 1992-09-11 1994-10-11 Cypress Semiconductor Corporation Potentiometric oscillator with reset and test input
US5381116A (en) 1993-12-13 1995-01-10 Motorola, Inc. Method and apparatus for performing frequency tracking in an all digital phase lock loop
US5384551A (en) 1993-02-25 1995-01-24 Delco Electronics Corporation Fast locking phase locked loop frequency synthesizer
US5386152A (en) 1992-03-18 1995-01-31 Oki Electric Industry Co., Ltd. Power-on reset circuit responsive to a clock signal
US5396245A (en) 1993-01-21 1995-03-07 Linear Technology Corporation Digital to analog converter
US5399994A (en) 1993-09-30 1995-03-21 Texas Instruments Incorporated Programmable voltage-controlled oscillator having control current generating and compensating circuits
US5406592A (en) 1993-07-30 1995-04-11 At&T Corp. First order FLL/PLL system with low phase error
US5408191A (en) 1992-10-29 1995-04-18 Samsung Electronics Co., Ltd. Input buffer having a compensation circuit for stabilizing the output thereof
US5412349A (en) 1992-03-31 1995-05-02 Intel Corporation PLL clock generator integrated with microprocessor
US5416434A (en) 1993-03-05 1995-05-16 Hewlett-Packard Corporation Adaptive clock generation with pseudo random variation
US5418497A (en) 1994-07-05 1995-05-23 Motorola, Inc. Low voltage VCO having two oscillator circuits of different frequencies
US5420543A (en) 1993-12-13 1995-05-30 Motorola, Inc. Method and apparatus for determining a constant gain of a variable oscillator
EP0655829A1 (en) 1993-11-29 1995-05-31 Lexmark International, Inc. Spread spectrum clock generator and associated method
US5426398A (en) 1994-08-19 1995-06-20 National Semiconductor Corporation High speed differential mode voltage controlled ring oscillator
US5426384A (en) 1993-12-27 1995-06-20 Motorola, Inc. Voltage controlled oscillator (VCO) with symmetrical output and logic gate for use in same
US5428319A (en) 1993-11-29 1995-06-27 Motorola, Inc. Method and apparatus for providing a modified temperature compensation signal in a TCXO circuit
US5436938A (en) 1993-08-19 1995-07-25 Northern Telecom Limited Phase error detector for a phase locked loop
US5436939A (en) 1992-05-06 1995-07-25 3 Com Corporation Multi-phase clock generator and multiplier
US5440305A (en) 1992-08-31 1995-08-08 Crystal Semiconductor Corporation Method and apparatus for calibration of a monolithic voltage reference
US5446867A (en) 1992-05-29 1995-08-29 Intel Corporation Microprocessor PLL clock circuit with selectable delayed feedback
US5446417A (en) 1992-04-15 1995-08-29 Nokia Mobile Phones Ltd. Controlled oscillator
US5451912A (en) 1994-06-13 1995-09-19 Cypress Semiconductor Corp. Methods and apparatus for a programmable frequency generator that requires no dedicated programming pins
US5457433A (en) 1993-08-25 1995-10-10 Motorola, Inc. Low-power inverter for crystal oscillator buffer or the like
US5459653A (en) 1993-06-23 1995-10-17 Ati Technologies Inc. Voltage to current converter with independent loop gain and frequency control
US5473285A (en) 1993-12-13 1995-12-05 Motorola, Inc. Method and apparatus for performing phase acquisition in an all digital phase lock loop
US5481179A (en) 1993-10-14 1996-01-02 Micron Technology, Inc. Voltage reference circuit with a common gate output stage
US5486795A (en) 1993-04-22 1996-01-23 Rockwell International Corporation Low power crystal oscillator
US5491458A (en) 1994-11-08 1996-02-13 Mccune, Jr.; Earl W. Apparatus for spreading the spectrum of a signal and method therefor
US5495207A (en) 1994-08-31 1996-02-27 International Business Machines Corporation Differential current controlled oscillator with variable load
US5495205A (en) 1995-01-06 1996-02-27 Robert D. Atkins Digital controlled oscillator and method thereof
US5506875A (en) 1993-12-13 1996-04-09 Motorola, Inc. Method and apparatus for performing frequency acquisition in all digital phase lock loop
US5511100A (en) 1993-12-13 1996-04-23 Motorola, Inc. Method and apparatus for performing frequency detection
US5525933A (en) 1994-02-28 1996-06-11 Kabushiki Kaisha Toshiba Semiconductor integrated circuit
US5537388A (en) 1994-03-02 1996-07-16 The Foxboro Company Method and apparatus for characterizing and compensating for non-linear components
US5546433A (en) 1995-03-21 1996-08-13 National Semiconductor Corporation Digital phase lock loop having frequency offset cancellation circuitry
US5552748A (en) 1995-06-07 1996-09-03 American Microsystems, Inc. Digitally-tuned oscillator including a self-calibrating RC oscillator circuit
US5554942A (en) 1995-03-13 1996-09-10 Motorola Inc. Integrated circuit memory having a power supply independent input buffer
US5557243A (en) 1995-04-19 1996-09-17 Lg Semicon Co., Ltd. Oscillation circuit with power limiting controller
US5559502A (en) 1993-01-14 1996-09-24 Schutte; Herman Two-wire bus system comprising a clock wire and a data wire for interconnecting a number of stations and allowing both long-format and short-format slave addresses
US5563553A (en) 1995-08-15 1996-10-08 Sigmatel Inc. Method and apparatus for a controlled oscillation that may be used in a phase locked loop
US5565819A (en) 1995-07-11 1996-10-15 Microchip Technology Incorporated Accurate RC oscillator having modified threshold voltages
US5568097A (en) 1995-09-25 1996-10-22 International Business Machines Inc. Ultra high availability clock chip
US5581216A (en) 1995-01-24 1996-12-03 Ic Works, Inc. Low jitter voltage controlled oscillator (VCO) circuit
US5583501A (en) 1994-08-24 1996-12-10 Crystal Semiconductor Corporation Digital-to-analog converter with digital linearity correction
US5589783A (en) 1994-07-29 1996-12-31 Sgs-Thomson Microelectronics, Inc. Variable input threshold adjustment
US5592113A (en) 1995-03-28 1997-01-07 National Semiconductor Corp. Gradual frequency changing circuit
US5594612A (en) 1994-08-24 1997-01-14 Crystal Semiconductor Corporation Analog-to-digital converter with digital linearity correction
US5600280A (en) 1993-12-17 1997-02-04 Cirrus Logic, Inc. Differential amplifier and variable delay stage for use in a voltage controlled oscillator
US5604466A (en) 1992-12-08 1997-02-18 International Business Machines Corporation On-chip voltage controlled oscillator
US5608770A (en) 1993-09-21 1997-03-04 Ricoh Company, Ltd. Frequency converter outputting a clock signal having a stable and accurate frequency
US5610550A (en) 1993-01-29 1997-03-11 Mitsubishi Denki Kabushiki Kaisha Intermediate potential generator stably providing an internal voltage precisely held at a predeterminded intermediate potential level with reduced current consumption
US5610955A (en) 1995-11-28 1997-03-11 Microclock, Inc. Circuit for generating a spread spectrum clock
US5614869A (en) 1995-12-20 1997-03-25 Microclock Incorporated High speed divider for phase-locked loops
US5623234A (en) 1996-03-04 1997-04-22 Motorola Clock system
US5625325A (en) 1995-12-22 1997-04-29 Microtune, Inc. System and method for phase lock loop gain stabilization
US5629651A (en) 1994-08-12 1997-05-13 Nec Corporation Phase lock loop having a reduced synchronization transfer period
US5631920A (en) 1993-11-29 1997-05-20 Lexmark International, Inc. Spread spectrum clock generator
US5633766A (en) 1989-10-30 1997-05-27 Hitachi, Ltd. Magnetic disk storage apparatus with phase sync circuit having controllable response characteristics
US5644254A (en) 1995-02-08 1997-07-01 Bull, S.A. Rapid switching input-output couplers for high rate data transfer buses
US5666118A (en) 1995-03-06 1997-09-09 International Business Machines Corporation Self calibration segmented digital-to-analog converter
US5668506A (en) 1995-05-25 1997-09-16 Kabushiki Kaisha Meidensha Temperature compensated crystal oscillator
US5670915A (en) 1996-05-24 1997-09-23 Microchip Technology Incorporated Accurate RC oscillator having peak - to - peak voltage control
US5673004A (en) 1994-09-15 1997-09-30 Lg Information & Communications, Ltd Method and circuit for controlling digital processing phase-locked loop for network synchronization
WO1997036230A1 (en) 1996-03-25 1997-10-02 Intel Corporation System for facilitating data i/o between usb input device and non-usb cognition application
US5675813A (en) 1995-10-26 1997-10-07 Microsoft Corporation System and method for power control in a universal serial bus
US5682049A (en) 1995-08-02 1997-10-28 Texas Instruments Incorporated Method and apparatus for trimming an electrical value of a component of an integrated circuit
US5684434A (en) 1995-10-30 1997-11-04 Cypress Semiconductor Erasable and programmable single chip clock generator
US5686863A (en) 1995-09-29 1997-11-11 Dallas Semiconductor Corp. Tunable tone control circuit and a device and method for tuning the RC constants
US5687201A (en) 1995-03-21 1997-11-11 Standard Microsystems Corporation Phase-locked-loop with linear combination of charge pump and current controlled oscillator
US5689196A (en) 1994-12-02 1997-11-18 U.S. Philips Corporation Circuit comprising a data communication bus
US5694087A (en) 1996-01-29 1997-12-02 International Business Machines Corporation Anti-latching mechanism for phase lock loops
US5699020A (en) 1996-04-11 1997-12-16 Altera Corporation Phase latched differential charge pump circuit and method
US5699024A (en) 1996-05-06 1997-12-16 Delco Electronics Corporation Accurate integrated oscillator circuit
US5703537A (en) 1996-07-03 1997-12-30 Microclock Incorporated Phase-locked loop clock circuit for generation of audio sampling clock signals from video reference signals
US5703541A (en) 1995-06-05 1997-12-30 Mitsubishi Denki Kabushiki Kaisha Ring oscillator with two inverters per unit inverter circuit
US5703540A (en) 1996-08-27 1997-12-30 Microclock Incorporated Voltage-controlled crystal oscillator with extended range
US5726597A (en) 1996-08-30 1998-03-10 Motorola, Inc. Method and circuit for reducing offset voltages for a differential input stage
US5748048A (en) 1996-12-12 1998-05-05 Cypress Semiconductor Corporation Voltage controlled oscillator (VCO) frequency gain compensation circuit
US5764112A (en) 1996-08-27 1998-06-09 Microclock Incorporated Fully integrated voltage-controlled crystal oscillator
US5770965A (en) 1996-09-30 1998-06-23 Motorola, Inc. Circuit and method of compensating for non-linearities in a sensor signal
US5774006A (en) 1997-02-24 1998-06-30 Motorola, Inc. Clock generator and method for generating a clock signal
US5796312A (en) 1996-05-24 1998-08-18 Microchip Technology Incorporated Microcontroller with firmware selectable oscillator trimming
US5805909A (en) 1995-08-03 1998-09-08 Texas Instruments Incorporated Microprocessors or microcontroller utilizing FLL clock having a reduced power state
US5818370A (en) 1991-11-08 1998-10-06 Crystal Semiconductor Corporation Integrated CODEC with a self-calibrating ADC and DAC
US5821821A (en) 1997-02-24 1998-10-13 Ati Technologies Incorporated ICO based linear gain VCO with non-linear V/I converter
US5825317A (en) 1997-04-07 1998-10-20 Motorola, Inc. Digital-to-analog converter and method of calibrating
US5870345A (en) 1997-09-04 1999-02-09 Siemens Aktiengesellschaft Temperature independent oscillator
US5870004A (en) 1997-10-16 1999-02-09 Utron Technology Inc. Temperature compensated frequency generating circuit
US5872464A (en) 1996-08-12 1999-02-16 Cypress Semiconductor Corp. Input buffer with stabilized trip points
US5892408A (en) 1997-01-31 1999-04-06 Binder; Yehuda Method and system for calibrating a crystal oscillator
US5896069A (en) 1995-12-08 1999-04-20 Cypress Semiconductor Corp. Cross coupled differential oscillator
US5896066A (en) 1995-11-30 1999-04-20 Fujitsu Limited PLL synthesizer having a reset circuit
US5898345A (en) 1996-08-12 1999-04-27 Matsushita Electric Industrial Co., Ltd. Oscillator circuit with first and second frequency control elements
US5933058A (en) 1996-11-22 1999-08-03 Zoran Corporation Self-tuning clock recovery phase-locked loop circuit
US5939949A (en) 1998-03-16 1999-08-17 National Semiconductor Corporation Self-adjusting startup control for charge pump current source in phase locked loop
US5943382A (en) 1996-08-21 1999-08-24 Neomagic Corp. Dual-loop spread-spectrum clock generator with master PLL and slave voltage-modulation-locked loop
US5999062A (en) 1998-02-27 1999-12-07 Analog Devices, Inc. Crystal oscillator driver with amplitude control
US6005444A (en) 1996-09-25 1999-12-21 Nokia Telecommunications Oy Circuits for producing control currents for a current controlled oscillator
US6025757A (en) 1997-11-14 2000-02-15 Nippon Precision Circuits Inc. Piezoelectric oscillator circuit
US6052035A (en) 1998-03-19 2000-04-18 Microchip Technology Incorporated Oscillator with clock output inhibition control
US6084452A (en) 1998-06-30 2000-07-04 Sun Microsystems, Inc Clock duty cycle control technique
US6104257A (en) 1997-12-22 2000-08-15 Cypress Semiconductor Corp. Crystal oscillator with eprom-controlled frequency trim
US6140880A (en) 1998-09-24 2000-10-31 Cypress Semiconductor Corp. Circuits, architectures and methods for detecting and correcting excess oscillator frequencies
US6144327A (en) 1996-08-15 2000-11-07 Intellectual Property Development Associates Of Connecticut, Inc. Programmably interconnected programmable devices
US6157270A (en) 1998-12-28 2000-12-05 Exar Corporation Programmable highly temperature and supply independent oscillator
US6157266A (en) 1998-02-12 2000-12-05 Hewlett-Packard Company Delay elements arranged for a signal controlled oscillator
US6157265A (en) 1998-10-30 2000-12-05 Fairchild Semiconductor Corporation Programmable multi-scheme clocking circuit
US6167103A (en) 1998-10-08 2000-12-26 Lexmark International, Inc. Variable spread spectrum clock
US6167245A (en) 1998-05-29 2000-12-26 Silicon Laboratories, Inc. Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications
US6172579B1 (en) 1999-02-02 2001-01-09 Cleveland Medical Devices Inc. Three point modulated phase locked loop frequency synthesis system and method
US6177843B1 (en) 1999-05-26 2001-01-23 Cypress Semiconductor Corp. Oscillator circuit controlled by programmable logic
US6181218B1 (en) 1998-05-19 2001-01-30 Conexant Systems, Inc. High-linearity, low-spread variable capacitance array
US6191660B1 (en) 1999-03-24 2001-02-20 Cypress Semiconductor Corp. Programmable oscillator scheme
US6198360B1 (en) 1998-10-16 2001-03-06 Cypress Semiconductor Corp. Quadrature current frequency modulation oscillator
US6211739B1 (en) 1997-06-03 2001-04-03 Cypress Semiconductor Corp. Microprocessor controlled frequency lock loop for use with an external periodic signal
US6215835B1 (en) 1997-08-22 2001-04-10 Lsi Logic Corporation Dual-loop clock and data recovery for serial data communication
US6240123B1 (en) 1998-07-20 2001-05-29 Intel Corporation Asynchronous spread spectrum clocking
US6275116B1 (en) 1999-06-08 2001-08-14 Cypress Semiconductor Corp. Method, circuit and/or architecture to improve the frequency range of a voltage controlled oscillator
US6275117B1 (en) 1998-12-18 2001-08-14 Cypress Semiconductor Corp. Circuit and method for controlling an output of a ring oscillator
US6278338B1 (en) 2000-05-01 2001-08-21 Silicon Wave Inc. Crystal oscillator with peak detector amplitude control
US6294962B1 (en) 1998-12-09 2001-09-25 Cypress Semiconductor Corp. Circuit(s), architecture and method(s) for operating and/or tuning a ring oscillator
US6308055B1 (en) 1998-05-29 2001-10-23 Silicon Laboratories, Inc. Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications
US6323827B1 (en) 2000-01-07 2001-11-27 Trw Inc. Micro fold reflector
US6326853B1 (en) 1999-08-26 2001-12-04 Cypress Semiconductor Corp Circuitry, architecture and method(s) for phase matching and/or reducing load capacitance, current and/or power consumption in an oscillator
US6329855B1 (en) 1999-06-14 2001-12-11 Kabushiki Kaisha Toshiba Frequency synthesizer
US6345079B1 (en) 1997-10-29 2002-02-05 Victor Company Of Japan, Ltd. Clock signal generation apparatus
US6362697B1 (en) 1999-04-30 2002-03-26 Stmicroelectronics S.R.L. Low supply voltage relaxation oscillator having current mirror transistors supply for capacitors
US6388479B1 (en) 2000-03-22 2002-05-14 Cypress Semiconductor Corp. Oscillator based power-on-reset circuit
US6404294B1 (en) 2000-07-18 2002-06-11 Cypress Semiconductor Corp. Voltage control oscillator (VCO) with automatic gain control
US6407641B1 (en) 2000-02-23 2002-06-18 Cypress Semiconductor Corp. Auto-locking oscillator for data communications
US6424178B1 (en) 2000-08-30 2002-07-23 Micron Technology, Inc. Method and system for controlling the duty cycle of a clock signal
US6456133B1 (en) 2000-12-28 2002-09-24 Intel Corporation Duty cycle control loop
US6507220B1 (en) 2001-09-28 2003-01-14 Xilinx, Inc. Correction of duty-cycle distortion in communications and other circuits
US6525616B1 (en) 2000-02-23 2003-02-25 Cypress Semiconductor Corp. Circuit for locking an oscillator to a data stream
US6542015B2 (en) 2001-03-28 2003-04-01 Texas Instruments Incorporated Duty cycle correction circuit and apparatus and method employing same
US6563391B1 (en) 2000-10-26 2003-05-13 Cypress Semiconductor Corporation Precision crystal oscillator circuit used in microcontroller
US6563390B1 (en) 2000-12-29 2003-05-13 Cypress Semiconductor Corp. Digitally compensated voltage controlled oscillator
US6573779B2 (en) 2001-05-25 2003-06-03 Rambus Inc. Duty cycle integrator with tracking common mode feedback control
US6657501B1 (en) 2000-06-19 2003-12-02 Cypress Semiconductor Corp. Instantaneous start up oscillator
US6657506B1 (en) 2001-05-23 2003-12-02 Cypress Semiconductor Corp. Low operating voltage crystal oscillator
US6667668B1 (en) 2002-01-09 2003-12-23 Cypress Semiconductor Corp. System and method for controlling the frequency output from an oscillator using an in-phase voltage
US6670852B1 (en) 2001-10-17 2003-12-30 Cypress Semiconductor Corp. Oscillator tuning method
US6690243B1 (en) 2001-06-07 2004-02-10 Cypress Semiconductor Corp. Multi-phase voltage-controlled oscillator at modulated, operating frequency
US6696898B1 (en) 1998-11-12 2004-02-24 Broadcom Corporation Differential crystal oscillator
US6741137B1 (en) 2002-12-17 2004-05-25 Dialog Semiconductor Gmbh High quality serial resonance oscillator
US6750689B2 (en) 2001-03-29 2004-06-15 Intel Corporation Method and apparatus for correcting a clock duty cycle in a clock distribution network
US6759914B2 (en) 2000-05-12 2004-07-06 Freescale Semiconductor, Inc. Oscillator circuit
US6771136B1 (en) 2001-12-10 2004-08-03 Cypress Semiconductor Corp. System and method for restoring the mark and space ratio of a clocking signal output from an oscillator
US6784757B2 (en) 2002-12-11 2004-08-31 Dialog Semiconductor Gmbh High quality parallel resonance oscillator
US6798301B1 (en) 2001-06-11 2004-09-28 Lsi Logic Corporation Method and apparatus for controlling oscillation amplitude and oscillation frequency of crystal oscillator
US6812802B1 (en) 2003-04-22 2004-11-02 Freescale Semiconductor, Inc. Method and apparatus for controlling a voltage controlled oscillator
US6825728B1 (en) 2003-01-31 2004-11-30 Cypress Semiconductor Corporation Method and device for generating frequency adjustment parameters for a voltage controlled oscillator
US7005933B1 (en) 2000-10-26 2006-02-28 Cypress Semiconductor Corporation Dual mode relaxation oscillator generating a clock signal operating at a frequency substantially same in both first and second power modes
US7123113B1 (en) 2004-06-11 2006-10-17 Cypress Semiconductor Corp. Regulated, symmetrical crystal oscillator circuit and method
US7187245B1 (en) * 2003-09-25 2007-03-06 Cypress Semiconductor Corporation Amplitude control for crystal oscillator

Patent Citations (253)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6181218B2 (en)
US6172579B2 (en)
US2671896A (en) 1942-12-18 1954-03-09 Itt Random impulse system
US2953780A (en) 1959-04-09 1960-09-20 Gen Precision Inc Doppler simulator
US3569867A (en) 1968-06-03 1971-03-09 Rca Corp Temperature-compensated frequency-voltage linearizing circuit
US3740588A (en) 1969-12-08 1973-06-19 Gen Electric Time ratio switching control system
US3878527A (en) 1970-10-07 1975-04-15 Itt Radiant energy receiver circuits
US3689754A (en) 1970-12-07 1972-09-05 Sperry Rand Corp Function generator
US3868597A (en) 1973-05-11 1975-02-25 Itt Integrable quartz oscillator circuit employing field effect transistors
US3831113A (en) 1973-06-01 1974-08-20 Rca Corp Relaxation oscillator
US4013979A (en) 1974-09-20 1977-03-22 Centre Electronique Horloger S.A. Cmos oscillator with first and second mos transistors of opposed type integrated on the same substrate
US3940760A (en) 1975-03-21 1976-02-24 Analog Devices, Inc. Digital-to-analog converter with current source transistors operated accurately at different current densities
US4061987A (en) 1976-02-27 1977-12-06 Nippon Gakki Seizo Kabushiki Kaisha Voltage-controlled type oscillator
US4121162A (en) 1976-06-14 1978-10-17 Motorola, Inc. Digital phase locked loop tuning system
US4138671A (en) 1977-02-14 1979-02-06 Precision Monolithics, Inc. Selectable trimming circuit for use with a digital to analog converter
US4223524A (en) 1978-03-17 1980-09-23 Citizen Watch Co., Ltd. Quartz oscillation circuit for electronic timepieces
US4250464A (en) 1978-07-03 1981-02-10 Rca Corporation Multi-mode relaxation oscillator
US4230953A (en) 1978-07-31 1980-10-28 National Semiconductor Corporation Non-linear control circuit
US4242604A (en) 1978-08-10 1980-12-30 National Semiconductor Corporation MOS Input circuit with selectable stabilized trip voltage
US4272760A (en) 1979-04-10 1981-06-09 Burr-Brown Research Corporation Self-calibrating digital to analog conversion system and method
US4344067A (en) 1979-11-21 1982-08-10 Motorola, Inc. Analog to digital converter and method of calibrating same
US4689740A (en) 1980-10-31 1987-08-25 U.S. Philips Corporation Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations
US4492934A (en) 1981-02-12 1985-01-08 Tokyo Shibaura Denki Kabushiki Kaisha Voltage controlled oscillator with linear characteristic
US4397945A (en) 1981-06-10 1983-08-09 Millipore Corporation Test method and apparatus for the presence of microorganism in syringe
US4397211A (en) 1981-12-30 1983-08-09 Mattel, Inc. Circuit for producing musical tones
US4479216A (en) 1982-12-22 1984-10-23 At&T Bell Laboratories Skew-free clock circuit for integrated circuit chip
US4527075A (en) 1983-07-11 1985-07-02 Sperry Corporation Clock source with automatic duty cycle correction
US4689581A (en) 1983-11-04 1987-08-25 Inmos Limited Integrated circuit phase locked loop timing apparatus
US4588968A (en) 1984-02-16 1986-05-13 National Semiconductor Corporation Low noise constant amplitude oscillator circuit
US4578649A (en) 1985-02-04 1986-03-25 Motorola, Inc. Random voltage source with substantially uniform distribution
US4646031A (en) 1985-02-07 1987-02-24 Fast Raymond D Narrowband phase-lock loop circuit with automatic convergence
US4692718A (en) 1985-04-12 1987-09-08 U.S. Philips Corporation Tunable astable multivibrator with buffer transistors
US4609884A (en) 1985-05-06 1986-09-02 Motorola, Inc. Level control for a voltage controlled oscillator
US4736123A (en) 1986-03-31 1988-04-05 Kabushiki Kaisha Toshiba MOS logic input circuit having compensation for fluctuations in the supply voltage
US4710730A (en) 1987-03-20 1987-12-01 Motorola, Inc. Data clock oscillator having accurate duty cycle
US5126692A (en) 1987-08-03 1992-06-30 Western Digital Corporation Variable frequency system having linear combination of charge pump and voltage controlled oscillator
US5148447A (en) 1987-09-30 1992-09-15 Kabushiki Kaisha Toshiba Control device in transceiver
US4771251A (en) 1987-10-23 1988-09-13 Control Data Corporation Ring oscillator
US4797580A (en) 1987-10-29 1989-01-10 Northern Telecom Limited Current-mirror-biased pre-charged logic circuit
US4788466A (en) 1987-11-09 1988-11-29 University Of Arkansas Piezoelectric sensor Q-loss compensation
US4855683A (en) 1987-11-18 1989-08-08 Bell Communications Research, Inc. Digital phase locked loop with bounded jitter
WO1989006456A1 (en) 1988-01-07 1989-07-13 Motorola, Inc. Low voltage and low power frequency synthesizer
US4943788A (en) 1988-03-28 1990-07-24 Plessey Overseas Limited Broad band VCO control system for clock recovery
US5349544A (en) 1988-06-15 1994-09-20 Advanced Micro Devices, Inc. Programmable system synchronizer
US5019729A (en) 1988-07-27 1991-05-28 Kabushiki Kaisha Toshiba TTL to CMOS buffer circuit
US4868525A (en) 1988-09-23 1989-09-19 Dallas Semiconductor Corporation Temperature-stabilized oscillator
US4882549A (en) 1988-11-16 1989-11-21 Zvi Galani Center offset microwave frequency synthesizer
US4956618A (en) 1989-04-07 1990-09-11 Vlsi Technology, Inc. Start-up circuit for low power MOS crystal oscillator
US4959557A (en) 1989-05-18 1990-09-25 Compaq Computer Corporation Negative feedback circuit to control the duty cycle of a logic system clock
US4977381A (en) 1989-06-05 1990-12-11 Motorola, Inc. Differential relaxation oscillator
US5200751A (en) 1989-06-26 1993-04-06 Dallas Semiconductor Corp. Digital to analog converter using a programmable logic array
US5036300A (en) 1989-07-07 1991-07-30 Sgs-Thomson Microelectronics S.A. Integrated circuit with microprocessor and programmable internal clock
US5254955A (en) 1989-08-25 1993-10-19 Anritsu Corporation Advanced phase locked loop circuit
US4970472A (en) 1989-09-01 1990-11-13 Delco Electronics Corporation Compensated phase locked loop circuit
US4980653A (en) 1989-09-05 1990-12-25 Motorola, Inc. Phase locked loop
US4996444A (en) 1989-09-21 1991-02-26 Northern Telecom Limited Clock recovery circuit
US4947169A (en) 1989-10-24 1990-08-07 Burr-Brown Corporation Dummy/trim DAC for capacitor digital-to-analog converter
US5633766A (en) 1989-10-30 1997-05-27 Hitachi, Ltd. Magnetic disk storage apparatus with phase sync circuit having controllable response characteristics
US5084685A (en) 1989-11-21 1992-01-28 Siemens Aktiengesellschaft Microcomputer having an integrated RC oscillator with programmable frequency
US5117206A (en) 1989-12-05 1992-05-26 Seiko Epson Corporation Variable capacitance integrated circuit usable in temperature compensated oscillators
US5196810A (en) 1989-12-09 1993-03-23 Robert Bosch Gmbh Plural oscillator circuit arrangement for rapidly resetting a computer circuit
US5103675A (en) 1989-12-20 1992-04-14 Komninos Nikolaos I Signal detector and method for detecting signals having selected frequency characteristics
US5150079A (en) 1990-03-27 1992-09-22 Dallas Semiconductor Corporation Two-mode oscillator
US5175884A (en) 1990-06-01 1992-12-29 Motorola, Inc. Voltage controlled oscillator with current control
US5138281A (en) 1990-07-20 1992-08-11 U.S. Philips Corporation Apparatus for maintaining the frequency of an oscillator within a predetermined frequency range
US5347173A (en) 1990-07-31 1994-09-13 Texas Instruments Incorporated Dynamic memory, a power up detection circuit, and a level detection circuit
US5140197A (en) 1990-08-13 1992-08-18 Dallas Semiconductor Corporation Filtered detection plus propagated timing window for stabilizing the switch from crystal to ring oscillator at power-down
US5151613A (en) 1990-08-22 1992-09-29 Sharp Kabushiki Kaisha Large scale integrated circuit device for switching oscillation circuit
US5268599A (en) 1990-09-27 1993-12-07 Kabushiki Kaisha Toshiba TTL to CMOS input buffer using CMOS structure
US5182528A (en) 1990-11-14 1993-01-26 Ilatron Ltd. Frequency synthesizer having microcomputer supplying analog and digital control signals to VCO
US5095280A (en) 1990-11-26 1992-03-10 Integrated Circuit Systems, Inc. Dual dot clock signal generator
US5036294A (en) 1990-12-03 1991-07-30 Motorola Inc. Phase locked loop having low-frequency jitter compensation
US5111081A (en) 1990-12-20 1992-05-05 International Business Machines Corporation Process compensated input switching threshold of a CMOS receiver
US5204559A (en) 1991-01-23 1993-04-20 Vitesse Semiconductor Corporation Method and apparatus for controlling clock skew
US5204877A (en) 1991-02-07 1993-04-20 Clarion Co., Ltd. Spread spectrum modulating device
US5355033A (en) 1991-05-24 1994-10-11 Samsung Electronics Co., Ltd. Data input buffer circuit for use in a semiconductor memory device
US5235617A (en) 1991-06-11 1993-08-10 Digital Equipment Corporation Transmission media driving system
US5202687A (en) 1991-06-12 1993-04-13 Intellectual Property Development Associates Of Connecticut Analog to digital converter
US5142247A (en) 1991-08-06 1992-08-25 Compaq Computer Corporation Multiple frequency phase-locked loop clock generator with stable transitions between frequencies
US5144254A (en) 1991-09-30 1992-09-01 Wilke William G Dual synthesizer including programmable counters which are controlled by means of calculated input controls
US5226058A (en) 1991-09-30 1993-07-06 Motorola, Inc. Spread spectrum data processor clock
US5132642A (en) 1991-10-04 1992-07-21 Motorola, Inc. PLL using asynchronously resettable divider to reduce lock time
US5144264A (en) 1991-11-01 1992-09-01 Motorola, Inc. Wideband voltage controlled oscillator having open loop gain compensation
US5818370A (en) 1991-11-08 1998-10-06 Crystal Semiconductor Corporation Integrated CODEC with a self-calibrating ADC and DAC
US5386152A (en) 1992-03-18 1995-01-31 Oki Electric Industry Co., Ltd. Power-on reset circuit responsive to a clock signal
US5412349A (en) 1992-03-31 1995-05-02 Intel Corporation PLL clock generator integrated with microprocessor
US5446417A (en) 1992-04-15 1995-08-29 Nokia Mobile Phones Ltd. Controlled oscillator
US5307071A (en) 1992-04-17 1994-04-26 Hughes Aircraft Company Low noise frequency synthesizer using half integer dividers and analog gain compensation
US5250911A (en) 1992-04-20 1993-10-05 Hughes Aircraft Company Single-ended and differential transistor amplifier circuits with full signal modulation compensation techniques which are technology independent
US5436939A (en) 1992-05-06 1995-07-25 3 Com Corporation Multi-phase clock generator and multiplier
US5446867A (en) 1992-05-29 1995-08-29 Intel Corporation Microprocessor PLL clock circuit with selectable delayed feedback
US5321319A (en) 1992-06-08 1994-06-14 Advanced Micro Devices, Inc. High speed CMOS bus driver circuit that provides minimum output signal oscillation
US5289138A (en) 1992-07-30 1994-02-22 Amdahl Corportion Apparatus for synchronously selecting different oscillators as system clock source
US5319370A (en) 1992-08-31 1994-06-07 Crystal Semiconductor, Inc. Analog-to-digital converter with a continuously calibrated voltage reference
US5440305A (en) 1992-08-31 1995-08-08 Crystal Semiconductor Corporation Method and apparatus for calibration of a monolithic voltage reference
US5355097A (en) 1992-09-11 1994-10-11 Cypress Semiconductor Corporation Potentiometric oscillator with reset and test input
US5302920A (en) 1992-10-13 1994-04-12 Ncr Corporation Controllable multi-phase ring oscillators with variable current sources and capacitances
US5331296A (en) 1992-10-16 1994-07-19 National Semiconductor Corporation Oscillator having controllable frequency compensation for suppressing undesired frequency of oscillation
US5345195A (en) 1992-10-22 1994-09-06 United Memories, Inc. Low power Vcc and temperature independent oscillator
US5212412A (en) 1992-10-26 1993-05-18 Codex Corporation Power on reset circuit having hysteresis inverters
US5408191A (en) 1992-10-29 1995-04-18 Samsung Electronics Co., Ltd. Input buffer having a compensation circuit for stabilizing the output thereof
US5304955A (en) 1992-11-19 1994-04-19 Motorola, Inc. Voltage controlled oscillator operating with digital controlled loads in a phase lock loop
US5604466A (en) 1992-12-08 1997-02-18 International Business Machines Corporation On-chip voltage controlled oscillator
US5559502A (en) 1993-01-14 1996-09-24 Schutte; Herman Two-wire bus system comprising a clock wire and a data wire for interconnecting a number of stations and allowing both long-format and short-format slave addresses
US5396245A (en) 1993-01-21 1995-03-07 Linear Technology Corporation Digital to analog converter
US5610550A (en) 1993-01-29 1997-03-11 Mitsubishi Denki Kabushiki Kaisha Intermediate potential generator stably providing an internal voltage precisely held at a predeterminded intermediate potential level with reduced current consumption
US5384551A (en) 1993-02-25 1995-01-24 Delco Electronics Corporation Fast locking phase locked loop frequency synthesizer
US5416434A (en) 1993-03-05 1995-05-16 Hewlett-Packard Corporation Adaptive clock generation with pseudo random variation
US5486795A (en) 1993-04-22 1996-01-23 Rockwell International Corporation Low power crystal oscillator
US5459653A (en) 1993-06-23 1995-10-17 Ati Technologies Inc. Voltage to current converter with independent loop gain and frequency control
US5406592A (en) 1993-07-30 1995-04-11 At&T Corp. First order FLL/PLL system with low phase error
US5436938A (en) 1993-08-19 1995-07-25 Northern Telecom Limited Phase error detector for a phase locked loop
US5457433A (en) 1993-08-25 1995-10-10 Motorola, Inc. Low-power inverter for crystal oscillator buffer or the like
US5608770A (en) 1993-09-21 1997-03-04 Ricoh Company, Ltd. Frequency converter outputting a clock signal having a stable and accurate frequency
US5399994A (en) 1993-09-30 1995-03-21 Texas Instruments Incorporated Programmable voltage-controlled oscillator having control current generating and compensating circuits
US5481179A (en) 1993-10-14 1996-01-02 Micron Technology, Inc. Voltage reference circuit with a common gate output stage
US5631920A (en) 1993-11-29 1997-05-20 Lexmark International, Inc. Spread spectrum clock generator
US5428319A (en) 1993-11-29 1995-06-27 Motorola, Inc. Method and apparatus for providing a modified temperature compensation signal in a TCXO circuit
US5488627A (en) 1993-11-29 1996-01-30 Lexmark International, Inc. Spread spectrum clock generator and associated method
EP0655829A1 (en) 1993-11-29 1995-05-31 Lexmark International, Inc. Spread spectrum clock generator and associated method
US5473285A (en) 1993-12-13 1995-12-05 Motorola, Inc. Method and apparatus for performing phase acquisition in an all digital phase lock loop
US5420543A (en) 1993-12-13 1995-05-30 Motorola, Inc. Method and apparatus for determining a constant gain of a variable oscillator
US5506875A (en) 1993-12-13 1996-04-09 Motorola, Inc. Method and apparatus for performing frequency acquisition in all digital phase lock loop
US5511100A (en) 1993-12-13 1996-04-23 Motorola, Inc. Method and apparatus for performing frequency detection
US5381116A (en) 1993-12-13 1995-01-10 Motorola, Inc. Method and apparatus for performing frequency tracking in an all digital phase lock loop
US5600280A (en) 1993-12-17 1997-02-04 Cirrus Logic, Inc. Differential amplifier and variable delay stage for use in a voltage controlled oscillator
US5426384A (en) 1993-12-27 1995-06-20 Motorola, Inc. Voltage controlled oscillator (VCO) with symmetrical output and logic gate for use in same
US5525933A (en) 1994-02-28 1996-06-11 Kabushiki Kaisha Toshiba Semiconductor integrated circuit
US5537388A (en) 1994-03-02 1996-07-16 The Foxboro Company Method and apparatus for characterizing and compensating for non-linear components
US5451912A (en) 1994-06-13 1995-09-19 Cypress Semiconductor Corp. Methods and apparatus for a programmable frequency generator that requires no dedicated programming pins
US5418497A (en) 1994-07-05 1995-05-23 Motorola, Inc. Low voltage VCO having two oscillator circuits of different frequencies
US5589783A (en) 1994-07-29 1996-12-31 Sgs-Thomson Microelectronics, Inc. Variable input threshold adjustment
US5629651A (en) 1994-08-12 1997-05-13 Nec Corporation Phase lock loop having a reduced synchronization transfer period
US5426398A (en) 1994-08-19 1995-06-20 National Semiconductor Corporation High speed differential mode voltage controlled ring oscillator
US5583501A (en) 1994-08-24 1996-12-10 Crystal Semiconductor Corporation Digital-to-analog converter with digital linearity correction
US5594612A (en) 1994-08-24 1997-01-14 Crystal Semiconductor Corporation Analog-to-digital converter with digital linearity correction
US5495207A (en) 1994-08-31 1996-02-27 International Business Machines Corporation Differential current controlled oscillator with variable load
US5673004A (en) 1994-09-15 1997-09-30 Lg Information & Communications, Ltd Method and circuit for controlling digital processing phase-locked loop for network synchronization
US5491458A (en) 1994-11-08 1996-02-13 Mccune, Jr.; Earl W. Apparatus for spreading the spectrum of a signal and method therefor
US5689196A (en) 1994-12-02 1997-11-18 U.S. Philips Corporation Circuit comprising a data communication bus
US5495205A (en) 1995-01-06 1996-02-27 Robert D. Atkins Digital controlled oscillator and method thereof
US5581216A (en) 1995-01-24 1996-12-03 Ic Works, Inc. Low jitter voltage controlled oscillator (VCO) circuit
US5644254A (en) 1995-02-08 1997-07-01 Bull, S.A. Rapid switching input-output couplers for high rate data transfer buses
US5666118A (en) 1995-03-06 1997-09-09 International Business Machines Corporation Self calibration segmented digital-to-analog converter
US5554942A (en) 1995-03-13 1996-09-10 Motorola Inc. Integrated circuit memory having a power supply independent input buffer
US5546433A (en) 1995-03-21 1996-08-13 National Semiconductor Corporation Digital phase lock loop having frequency offset cancellation circuitry
US5687201A (en) 1995-03-21 1997-11-11 Standard Microsystems Corporation Phase-locked-loop with linear combination of charge pump and current controlled oscillator
US5592113A (en) 1995-03-28 1997-01-07 National Semiconductor Corp. Gradual frequency changing circuit
US5557243A (en) 1995-04-19 1996-09-17 Lg Semicon Co., Ltd. Oscillation circuit with power limiting controller
EP0739089B1 (en) 1995-04-20 2004-10-20 Lexmark International, Inc. Spread spectrum clock generator
US5668506A (en) 1995-05-25 1997-09-16 Kabushiki Kaisha Meidensha Temperature compensated crystal oscillator
US5703541A (en) 1995-06-05 1997-12-30 Mitsubishi Denki Kabushiki Kaisha Ring oscillator with two inverters per unit inverter circuit
US5552748A (en) 1995-06-07 1996-09-03 American Microsystems, Inc. Digitally-tuned oscillator including a self-calibrating RC oscillator circuit
US5565819A (en) 1995-07-11 1996-10-15 Microchip Technology Incorporated Accurate RC oscillator having modified threshold voltages
US5682049A (en) 1995-08-02 1997-10-28 Texas Instruments Incorporated Method and apparatus for trimming an electrical value of a component of an integrated circuit
US5805909A (en) 1995-08-03 1998-09-08 Texas Instruments Incorporated Microprocessors or microcontroller utilizing FLL clock having a reduced power state
US5563553A (en) 1995-08-15 1996-10-08 Sigmatel Inc. Method and apparatus for a controlled oscillation that may be used in a phase locked loop
US5568097A (en) 1995-09-25 1996-10-22 International Business Machines Inc. Ultra high availability clock chip
US5686863A (en) 1995-09-29 1997-11-11 Dallas Semiconductor Corp. Tunable tone control circuit and a device and method for tuning the RC constants
US5675813A (en) 1995-10-26 1997-10-07 Microsoft Corporation System and method for power control in a universal serial bus
US5684434A (en) 1995-10-30 1997-11-04 Cypress Semiconductor Erasable and programmable single chip clock generator
US5610955A (en) 1995-11-28 1997-03-11 Microclock, Inc. Circuit for generating a spread spectrum clock
US5896066A (en) 1995-11-30 1999-04-20 Fujitsu Limited PLL synthesizer having a reset circuit
US5896069A (en) 1995-12-08 1999-04-20 Cypress Semiconductor Corp. Cross coupled differential oscillator
US5614869A (en) 1995-12-20 1997-03-25 Microclock Incorporated High speed divider for phase-locked loops
US5625325A (en) 1995-12-22 1997-04-29 Microtune, Inc. System and method for phase lock loop gain stabilization
US5694087A (en) 1996-01-29 1997-12-02 International Business Machines Corporation Anti-latching mechanism for phase lock loops
US5623234A (en) 1996-03-04 1997-04-22 Motorola Clock system
WO1997036230A1 (en) 1996-03-25 1997-10-02 Intel Corporation System for facilitating data i/o between usb input device and non-usb cognition application
US5699020A (en) 1996-04-11 1997-12-16 Altera Corporation Phase latched differential charge pump circuit and method
US5699024A (en) 1996-05-06 1997-12-16 Delco Electronics Corporation Accurate integrated oscillator circuit
US5670915A (en) 1996-05-24 1997-09-23 Microchip Technology Incorporated Accurate RC oscillator having peak - to - peak voltage control
US5796312A (en) 1996-05-24 1998-08-18 Microchip Technology Incorporated Microcontroller with firmware selectable oscillator trimming
US5703537A (en) 1996-07-03 1997-12-30 Microclock Incorporated Phase-locked loop clock circuit for generation of audio sampling clock signals from video reference signals
US5872464A (en) 1996-08-12 1999-02-16 Cypress Semiconductor Corp. Input buffer with stabilized trip points
US5898345A (en) 1996-08-12 1999-04-27 Matsushita Electric Industrial Co., Ltd. Oscillator circuit with first and second frequency control elements
US6144327A (en) 1996-08-15 2000-11-07 Intellectual Property Development Associates Of Connecticut, Inc. Programmably interconnected programmable devices
US5943382A (en) 1996-08-21 1999-08-24 Neomagic Corp. Dual-loop spread-spectrum clock generator with master PLL and slave voltage-modulation-locked loop
US5703540A (en) 1996-08-27 1997-12-30 Microclock Incorporated Voltage-controlled crystal oscillator with extended range
US5764112A (en) 1996-08-27 1998-06-09 Microclock Incorporated Fully integrated voltage-controlled crystal oscillator
US5726597A (en) 1996-08-30 1998-03-10 Motorola, Inc. Method and circuit for reducing offset voltages for a differential input stage
US6005444A (en) 1996-09-25 1999-12-21 Nokia Telecommunications Oy Circuits for producing control currents for a current controlled oscillator
US5770965A (en) 1996-09-30 1998-06-23 Motorola, Inc. Circuit and method of compensating for non-linearities in a sensor signal
US5933058A (en) 1996-11-22 1999-08-03 Zoran Corporation Self-tuning clock recovery phase-locked loop circuit
US5748048A (en) 1996-12-12 1998-05-05 Cypress Semiconductor Corporation Voltage controlled oscillator (VCO) frequency gain compensation circuit
US5896068A (en) 1996-12-12 1999-04-20 Cypress Semiconductor Corp. Voltage controlled oscillator (VCO) frequency gain compensation circuit
US5892408A (en) 1997-01-31 1999-04-06 Binder; Yehuda Method and system for calibrating a crystal oscillator
US5774006A (en) 1997-02-24 1998-06-30 Motorola, Inc. Clock generator and method for generating a clock signal
US5821821A (en) 1997-02-24 1998-10-13 Ati Technologies Incorporated ICO based linear gain VCO with non-linear V/I converter
US5825317A (en) 1997-04-07 1998-10-20 Motorola, Inc. Digital-to-analog converter and method of calibrating
US6211739B1 (en) 1997-06-03 2001-04-03 Cypress Semiconductor Corp. Microprocessor controlled frequency lock loop for use with an external periodic signal
US6215835B1 (en) 1997-08-22 2001-04-10 Lsi Logic Corporation Dual-loop clock and data recovery for serial data communication
US5870345A (en) 1997-09-04 1999-02-09 Siemens Aktiengesellschaft Temperature independent oscillator
US5870004A (en) 1997-10-16 1999-02-09 Utron Technology Inc. Temperature compensated frequency generating circuit
US6345079B1 (en) 1997-10-29 2002-02-05 Victor Company Of Japan, Ltd. Clock signal generation apparatus
US6025757A (en) 1997-11-14 2000-02-15 Nippon Precision Circuits Inc. Piezoelectric oscillator circuit
US6104257A (en) 1997-12-22 2000-08-15 Cypress Semiconductor Corp. Crystal oscillator with eprom-controlled frequency trim
US6285264B1 (en) 1997-12-22 2001-09-04 Cypress Semiconductor Corp. Crystal oscillator with frequency trim
US6157266A (en) 1998-02-12 2000-12-05 Hewlett-Packard Company Delay elements arranged for a signal controlled oscillator
US5999062A (en) 1998-02-27 1999-12-07 Analog Devices, Inc. Crystal oscillator driver with amplitude control
US5939949A (en) 1998-03-16 1999-08-17 National Semiconductor Corporation Self-adjusting startup control for charge pump current source in phase locked loop
US6052035A (en) 1998-03-19 2000-04-18 Microchip Technology Incorporated Oscillator with clock output inhibition control
US6181218B1 (en) 1998-05-19 2001-01-30 Conexant Systems, Inc. High-linearity, low-spread variable capacitance array
US6308055B1 (en) 1998-05-29 2001-10-23 Silicon Laboratories, Inc. Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications
US6167245A (en) 1998-05-29 2000-12-26 Silicon Laboratories, Inc. Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications
US6084452A (en) 1998-06-30 2000-07-04 Sun Microsystems, Inc Clock duty cycle control technique
US6240123B1 (en) 1998-07-20 2001-05-29 Intel Corporation Asynchronous spread spectrum clocking
US6140880A (en) 1998-09-24 2000-10-31 Cypress Semiconductor Corp. Circuits, architectures and methods for detecting and correcting excess oscillator frequencies
US6167103A (en) 1998-10-08 2000-12-26 Lexmark International, Inc. Variable spread spectrum clock
US6198360B1 (en) 1998-10-16 2001-03-06 Cypress Semiconductor Corp. Quadrature current frequency modulation oscillator
US6157265A (en) 1998-10-30 2000-12-05 Fairchild Semiconductor Corporation Programmable multi-scheme clocking circuit
US6696898B1 (en) 1998-11-12 2004-02-24 Broadcom Corporation Differential crystal oscillator
US6294962B1 (en) 1998-12-09 2001-09-25 Cypress Semiconductor Corp. Circuit(s), architecture and method(s) for operating and/or tuning a ring oscillator
US6275117B1 (en) 1998-12-18 2001-08-14 Cypress Semiconductor Corp. Circuit and method for controlling an output of a ring oscillator
US6157270A (en) 1998-12-28 2000-12-05 Exar Corporation Programmable highly temperature and supply independent oscillator
US6172579B1 (en) 1999-02-02 2001-01-09 Cleveland Medical Devices Inc. Three point modulated phase locked loop frequency synthesis system and method
US6515551B1 (en) 1999-03-24 2003-02-04 Cypress Semiconductor Corp. Programmable oscillator scheme
US6191660B1 (en) 1999-03-24 2001-02-20 Cypress Semiconductor Corp. Programmable oscillator scheme
US6362697B1 (en) 1999-04-30 2002-03-26 Stmicroelectronics S.R.L. Low supply voltage relaxation oscillator having current mirror transistors supply for capacitors
US6177843B1 (en) 1999-05-26 2001-01-23 Cypress Semiconductor Corp. Oscillator circuit controlled by programmable logic
US6275116B1 (en) 1999-06-08 2001-08-14 Cypress Semiconductor Corp. Method, circuit and/or architecture to improve the frequency range of a voltage controlled oscillator
US6329855B1 (en) 1999-06-14 2001-12-11 Kabushiki Kaisha Toshiba Frequency synthesizer
US6326853B1 (en) 1999-08-26 2001-12-04 Cypress Semiconductor Corp Circuitry, architecture and method(s) for phase matching and/or reducing load capacitance, current and/or power consumption in an oscillator
US6323827B1 (en) 2000-01-07 2001-11-27 Trw Inc. Micro fold reflector
US6407641B1 (en) 2000-02-23 2002-06-18 Cypress Semiconductor Corp. Auto-locking oscillator for data communications
US6525616B1 (en) 2000-02-23 2003-02-25 Cypress Semiconductor Corp. Circuit for locking an oscillator to a data stream
US6388479B1 (en) 2000-03-22 2002-05-14 Cypress Semiconductor Corp. Oscillator based power-on-reset circuit
US6278338B1 (en) 2000-05-01 2001-08-21 Silicon Wave Inc. Crystal oscillator with peak detector amplitude control
US6759914B2 (en) 2000-05-12 2004-07-06 Freescale Semiconductor, Inc. Oscillator circuit
US6657501B1 (en) 2000-06-19 2003-12-02 Cypress Semiconductor Corp. Instantaneous start up oscillator
US6404294B1 (en) 2000-07-18 2002-06-11 Cypress Semiconductor Corp. Voltage control oscillator (VCO) with automatic gain control
US6424178B1 (en) 2000-08-30 2002-07-23 Micron Technology, Inc. Method and system for controlling the duty cycle of a clock signal
US6744281B2 (en) 2000-08-30 2004-06-01 Micron Technology, Inc. Method and system for controlling the duty cycle of a clock signal
US6563391B1 (en) 2000-10-26 2003-05-13 Cypress Semiconductor Corporation Precision crystal oscillator circuit used in microcontroller
US7005933B1 (en) 2000-10-26 2006-02-28 Cypress Semiconductor Corporation Dual mode relaxation oscillator generating a clock signal operating at a frequency substantially same in both first and second power modes
US6456133B1 (en) 2000-12-28 2002-09-24 Intel Corporation Duty cycle control loop
US6563390B1 (en) 2000-12-29 2003-05-13 Cypress Semiconductor Corp. Digitally compensated voltage controlled oscillator
US6542015B2 (en) 2001-03-28 2003-04-01 Texas Instruments Incorporated Duty cycle correction circuit and apparatus and method employing same
US6750689B2 (en) 2001-03-29 2004-06-15 Intel Corporation Method and apparatus for correcting a clock duty cycle in a clock distribution network
US6657506B1 (en) 2001-05-23 2003-12-02 Cypress Semiconductor Corp. Low operating voltage crystal oscillator
US6573779B2 (en) 2001-05-25 2003-06-03 Rambus Inc. Duty cycle integrator with tracking common mode feedback control
US6690243B1 (en) 2001-06-07 2004-02-10 Cypress Semiconductor Corp. Multi-phase voltage-controlled oscillator at modulated, operating frequency
US6798301B1 (en) 2001-06-11 2004-09-28 Lsi Logic Corporation Method and apparatus for controlling oscillation amplitude and oscillation frequency of crystal oscillator
US6507220B1 (en) 2001-09-28 2003-01-14 Xilinx, Inc. Correction of duty-cycle distortion in communications and other circuits
US6670852B1 (en) 2001-10-17 2003-12-30 Cypress Semiconductor Corp. Oscillator tuning method
US6771136B1 (en) 2001-12-10 2004-08-03 Cypress Semiconductor Corp. System and method for restoring the mark and space ratio of a clocking signal output from an oscillator
US6667668B1 (en) 2002-01-09 2003-12-23 Cypress Semiconductor Corp. System and method for controlling the frequency output from an oscillator using an in-phase voltage
US6784757B2 (en) 2002-12-11 2004-08-31 Dialog Semiconductor Gmbh High quality parallel resonance oscillator
US6741137B1 (en) 2002-12-17 2004-05-25 Dialog Semiconductor Gmbh High quality serial resonance oscillator
US6825728B1 (en) 2003-01-31 2004-11-30 Cypress Semiconductor Corporation Method and device for generating frequency adjustment parameters for a voltage controlled oscillator
US6812802B1 (en) 2003-04-22 2004-11-02 Freescale Semiconductor, Inc. Method and apparatus for controlling a voltage controlled oscillator
US7187245B1 (en) * 2003-09-25 2007-03-06 Cypress Semiconductor Corporation Amplitude control for crystal oscillator
US7123113B1 (en) 2004-06-11 2006-10-17 Cypress Semiconductor Corp. Regulated, symmetrical crystal oscillator circuit and method

Non-Patent Citations (182)

* Cited by examiner, † Cited by third party
Title
"AX ATM-SONET/SDH Transceiver," Cypress Semiconductor Corporation, Feb. 1994 Revised; 77 pages.
"Universal Serial Bus Specification," Revision 1.0, Chapter 7, Jan. 1996, pp. 111-143; 34 pages.
Bakker et al., "Micropower CMOS Temperature Sensor with Digital Output," IEEE, Jul. 1996; 3 pages.
Banu, "MOS Oscillators with Multi-Decade Tuning Range and Gigahertz Maximum Speed," IEEE Journal of Solid-State Circuits, vol. SC-23, Apr. 1988, pp. 474-479; 8 pages.
Beomsup et al., "A 30-MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-um CMOS," IEEE Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990, pp. 1385-1394; 10 pages.
Bianchi et al., "Analog ALC Crystal Oscillators for High-Temperature Applications," IEEE Transactions on Solid-State Circuits, vol. 35, No. 1, Jan. 2000, pp. 2-14; 13 pages.
Cacharelis et al., "A Modular 1 um CMOS Single Polysilicon EPROM PLD Technology," Aug. 1988 IEEE, pp. 60-IEDM 88 to 63-IEDM 88; 4 pages.
Chen et al., "FP 15.3: A 1.25 Gb/s, 460 mW CMOS Transceiver for Serial Data Communication," ISSCC Session, 1997, copied from Nov. 1999, pp. 190-191; 2 pages.
Cuppens et al., "An EEPROM for Microprocessors and Custom Logic," IEEE Journal of Solid-State Circuits, vol. SC-20, No. 2, Apr. 1985, pp. 603-608; 6 pages.
CY7C63221/31 enCoRe USB Low-Speed USB Peripheral Controller, Cypress Semiconductor Corporation, Revised May 2000; 40 pages.
CY7C63722123 CY7C63742/43 enCoRe USB Combination Low-Speed USB & PS/2 Peripheral Controller, Cypress Semiconductor Corporation, Revised May 2000; 48 pages.
Cypress Semiconductor Marketing Brochure, "Timing Technology Products," Published Nov. 1993, a publication of Cypress Semiconductor in San Jose, CA, pp. 5-7; 5 pages.
Electronic Engineering TIMES, "TI's Quantum Leap," Issue 517, Dec. 19, 1988, pp. 1 and 86; 2 pages.
Fielder et al., "FP 15.1: A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis," ISSCC Session, 1997, copied from Nov. 1999, pp. 186-187; 2 pages.
Frake et al., "A 9ns, Low Standby Power CMOS PLD with a Single-Poly EPROM Cell," 1989 IEEE International Solid-State Circuits Conference, Feb. 17, 1989, pp. 230-231 and 346; 3 pages.
Hoe et al., "Cell and Circuit Design for Single-Poly EPROM," IEEE Journal of Solid-State Circuits, vol. 24, No. 4, Aug. 1989, pp. 1153-1157; 5 pages.
Horowitz et al., "TP 10:5: PLL Design for a 500 MB/s Interface," 1993 IEEE International Solid-State Circuits Conference, Feb. 1993, p. 93, 161, 282; 5 pages.
Kazerounian et al., "A Single Poly EPROM for Custom CMOS Logic Applications," IEEE 1986 Custom Integrated Circuits Conference, 1986, pp. 59-62; 4 pages.
L. Richard Carley, "Trimming Analog Circuits Using Floating-Gate Analog MOS Memory," IEEE Journal of Solid-State Circuits, vol. 24, No. 6, Dec. 1989, pp. 1569-1575; 7 pages.
Margarit et al., "A Low-Noise, Low Power VCO with Automatic Amplitude Control for Wireless Applications," IEEE Journal of Solid-State Circuits, vol. 34, No. 6, Jun. 1999, pp. 761-771; 11 pages
Miyamoto et al., "An Experimental 5-V-Only 256-kbit CMOS EEPROM with a High-Performance Single-Polysilicon Cell," IEEE Journal of Solid State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 852-860; 9 pages.
Ohsaki et al., "A Planar Type EEPROM Cell Structure by Standard CMOS Process and Applications," VLSI Technology, Digest of Technical Papers, May 1993, pp. 55-66; 2 pages.
Ohsaki et al., "A Planar Type EEPROM Cell Structure by Standard CMOS Process for Integration with Gate Array, Standard Cell, Microprocessor and for Neural Chips," IEEE 1993 Custom Integrated Circuits Conference, 1993, pp. 23.6.1-23.6.4; 4 pages.
Ohsaki et al., "A Single Poly EEPROM Cell Structure for Use in Standard CMOS Processes," IEEE Journal of Solid-State Circuits, vol. 29, No. 3, Mar. 1994, pp. 311-316; 6 pages.
Ohsaki et al., "S (Single Poly Pure CMOS) EEPROM Embedded FPGA by News Ring Interconnection and Highway Path," IEEE 1994 Custom Integrated Circuits Conference, 1994, pp. 189-192; 4 pages.
Robert A. Blauschild, "WP 3.5: An Integrated Time Reference," ISSCC94/Session 3, Analog Techniques/Paper WP 3.5, Feb. 1994, pp. 56-58; 4 pages.
S.M. Sze, "Physics of Semiconductor Devices," 2nd Edition, John Wiley & Sons, New York, 1981, pp. 496-506; 13 pages.
Sam Yinshang Sun, "An Analog PLL-Based Clock and Data Recovery Circuit with High Input Jitter Tolerance," Reprinted from IEEE Journal of Solid-State Circuits, vol. SC-24, pp. 325-330, Apr. 1989, pp. 383-385; 4 pages.
Savoj et al., "A 10Gb/s CMOS Clock and Data Recovery Circuit with Frequency Detection," ©IEEE 2001, 4 pgs.
Song et al., "A 50% Power Reduction Scheme for CMOS Relaxation Oscillator," 1999 IEEE, pp. 154-157; 4 pages.
Sugino et al., "Analysis of Writing and Erasing Procedure of Flotox EEPROM Using the New Charge Balance Condition (CBC) Model," NUPAD IV, May and Jun. 1992, pp. 65-69; 5 pages.
T.J. Giles, "A University Frequency Synthesizer IC," Aug. 1979, Philips Telecommunication Review, vol. 37, No. 3, pp. 177-181; 6 pages.
Takebuchi et al., "A Novel Integration Technology of EEPROM Embedded CMOS LOGIC VLSI Suitable for ASIC Applications," IEEE 1992 Custom Integrated Circuits Conference, 1992, pp. 9.6.1-9.6.4; 4 pages.
U.S. Appl. No. 09/957,084: "A Crystal-Less Oscillator Circuit with Trimmable Analog Current Control for Increased Stability," Mar et al., filed Sep. 19, 2001; 29 pages.
U.S. Appl. No. 09/964,991: "A Novel Band-Gap Circuit for Providing an Accurate Reference Voltage Compensated for Process State, Process Variations and Temperature," Kutz et al., filed Sep. 26, 2001; 26 pages.
U.S. Appl. No. 10/949,902, McMenamy, Michael.
U.S. Appl. No. 60/506,265, McMenamy, Michael.
USPTO Advisory Action for U.S. Appl. No. 08/868,079 dated Mar. 26, 1999; 2 pages.
USPTO Advisory Action for U.S. Appl. No. 09/207,912 dated Dec. 22, 2000; 1 page.
USPTO Advisory Action for U.S. Appl. No. 09/216,460 dated May 17, 2000; 1 page.
USPTO Advisory Action for U.S. Appl. No. 09/383,328 dated May 30, 2001; 1 page.
USPTO Advisory Action for U.S. Appl. No. 09/532,582 dated Aug. 6, 2001; 1 page.
USPTO Advisory Action for U.S. Appl. No. 09/596,814 dated Jan. 10, 2002; 2 pages.
USPTO Ex Parte Quayle Action for U.S. Appl. No. 07/943,708 dated Jun. 15, 1993; 3 pages.
USPTO Ex Parte Quayle Action for U.S. Appl. No. 10/949,902 dated Dec. 13, 2005; 4 pages.
USPTO Final Rejection for U.S. Appl. No. 08/377,269 dated Mar. 26, 1996; 4 pages.
USPTO Final Rejection for U.S. Appl. No. 08/868,079 dated Dec. 17, 1999; 7 pages.
USPTO Final Rejection for U.S. Appl. No. 08/868,079 dated Jan. 22, 1998; 7 pages.
USPTO Final Rejection for U.S. Appl. No. 08/868,079 dated Sep. 20, 2000; 4 pages.
USPTO Final Rejection for U.S. Appl. No. 08/995,485 dated Apr. 7, 1999; 5 pages.
USPTO Final Rejection for U.S. Appl. No. 08/995,485 dated Aug. 18, 1999; 9 pages.
USPTO Final Rejection for U.S. Appl. No. 09/048,905 dated Feb. 8, 2002; 6 pages.
USPTO Final Rejection for U.S. Appl. No. 09/048,905 dated Oct. 15, 1999; 8 pages.
USPTO Final Rejection for U.S. Appl. No. 09/159,908 dated Jan. 14, 2000; 6 pages.
USPTO Final Rejection for U.S. Appl. No. 09/207,912 dated Oct. 11, 2000; 5 pages.
USPTO Final Rejection for U.S. Appl. No. 09/216,460 dated Feb. 2, 2000; 6 pages.
USPTO Final Rejection for U.S. Appl. No. 09/275,336 dated Aug.7, 2001; 5 pages.
USPTO Final Rejection for U.S. Appl. No. 09/328,083 dated Jan. 3, 2001 ; 5 pages.
USPTO Final Rejection for U.S. Appl. No. 09/383,328 dated Mar. 23, 2001; 6 pages.
USPTO Final Rejection for U.S. Appl. No. 09/511,019 dated Nov. 29, 2001; 5 pages.
USPTO Final Rejection for U.S. Appl. No. 09/532,582 dated Jul. 16, 2001; 5 pages.
USPTO Final Rejection for U.S. Appl. No. 09/596,814 dated Oct. 29, 2001; 6 pages.
USPTO Final Rejection for U.S. Appl. No. 09/618,622 dated Apr. 5, 2005; 8 pages.
USPTO Final Rejection for U.S. Appl. No. 09/618,622 dated Jun. 14, 2004; 9 pages.
USPTO Final Rejection for U.S. Appl. No. 09/618,622 dated Jun. 30, 2004; 9 pages.
USPTO Final Rejection for U.S. Appl. No. 09/721,316 dated Apr. 24, 2001; 4 pages.
USPTO Final Rejection for U.S. Appl. No. 09/878,074 dated Mar. 18, 2003; 6 pages.
USPTO Final Rejection for U.S. Appl. No. 09/912,768 dated Nov. 17, 2004; 13 pages.
USPTO Final Rejection for U.S. Appl. No. 09/957,084 dated Apr. 23, 2003; 8 pages.
USPTO Final Rejection for U.S. Appl. No. 09/957,084 dated Jan. 29, 2004; 8 pages.
USPTO Final Rejection for U.S. Appl. No. 09/966,626 dated Jun. 26, 2002; 5 pages.
USPTO Final Rejection for U.S. Appl. No. 09/981,448 dated May 8, 2003; 9 pages.
USPTO Miscellaneous Action for U.S. Appl. No. 09/618,622 dated Nov. 15, 2005; 2 pages.
USPTO Non-Final Rejection for Application No. 10/866,510 dated Sep. 26, 2005; 9 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 07/943,708 dated Nov. 3, 1993; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/259,323 dated Oct. 6, 1994; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/336,006 dated May 3, 1995; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/377,269 dated Sep. 1, 1995; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/549,915 dated May 24, 1996; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/696,008 dated Apr. 6, 1998; 12 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/696,008 dated Oct. 3, 1997; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/865,342 dated Apr. 8, 1998; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/865,342 dated Feb. 3, 1998; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/868,079 dated Apr. 12, 2000; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/868,079 dated Jan. 22, 1998; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/868,079 dated Jul. 1, 1999; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/995,485 dated Dec. 17, 1999; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/995,485 dated Oct. 27, 1998; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/048,905 dated Aug. 22, 2000; 12 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/048,905 dated Feb. 15, 2001; 12 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/048,905 dated Jul. 24, 2001; 10 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/048,905 dated Jun. 3, 1999; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/050,521 dated Jul. 13, 1998; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/159,908 dated Sep. 17, 1999; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/207,912 dated Apr. 19, 2000; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/207,912 dated Jan. 26, 2001; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/207,912 dated Nov. 10, 1999; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/216,460 dated Jul. 3, 2000; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/216,460 dated Nov. 22, 2000; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/216,460 dated Sep. 2, 1999; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/275,336 dated Apr. 21, 2000; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/320,057 dated May 12, 2000; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/328,083 dated Jul. 6, 2000; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/347,829 dated Apr. 20, 2000; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/383,328 dated Aug. 4, 2000; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/511,019 dated May 4, 2001; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/532,582 dated Feb. 28, 2001; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/593,522 dated Apr. 5, 2002; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/593,522 dated Oct. 3, 2001; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/596,814 (CD00043) dated Aug. 28, 2002; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/596,814 dated Jun. 22, 2001; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/618,622 dated Feb. 23, 2004; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/618,622 dated Jun. 16, 2003; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/618,622 dated Nov. 3, 2003; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/618,622 dated Oct. 29, 2004; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/618,706 dated May 17, 2001; 23 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/638,100 dated Nov. 30, 2000; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/721,316 dated Apr. 24, 2001; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/721,316 dated Aug. 7, 2001; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/753,063 dated Dec. 5, 2001; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/753,063 dated Jun. 26, 2002; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/842,966 dated Jun. 6, 2002; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/864,051 dated Apr. 25, 2002; 9 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/864,051 dated Oct. 28, 2002; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/878,074 dated May 22, 2002; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/878,074 dated Oct. 3, 2002; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/912,768 dated Apr. 11, 2005; 14 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/912,768 dated Jun. 22, 2004; 11 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/957,084 dated Aug. 23, 2002; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/957,084 dated Aug. 27, 2003; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/966,626 dated Dec. 6, 2001; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/981,448 dated Nov. 6, 2002; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/042,782 dated Apr. 2, 2003; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/356,449 dated Mar. 11, 2004; 5 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/866,510 dated Feb. 16, 2006; 10 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 11/237,393 dated Oct. 16, 2007; 9 pages.
USPTO Notice of Allowance for U.S. Appl. No. 07/943,708 dated May 26, 1994; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 08/259,323 dated Mar. 21, 1995; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 08/336,006 dated Aug. 25, 1995; 3 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/377,269 dated Aug. 7, 1996; 3 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/549,915 dated Apr. 8, 1997; 3 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/696,008 dated Sep. 22, 1998; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/766,389 dated Nov. 26, 1997; 3 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/815,701 dated May 22, 1998; 3 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/865,342 dated Sep. 16, 1998; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 08/868,079 dated Nov. 14, 2000; 3 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/995,485 dated Mar. 29, 2000; 2 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/048,905 dated May 29, 2002; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/050,521 dated Oct. 19, 1998; 2 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/159,908 dated May 24, 2000; 5 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/207,912 dated May 7, 2001; 3 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/216,460 dated Apr. 3, 2001; 3 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/275,336 dated Sep. 27, 2000; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 09/320,057 dated Aug. 8, 2000; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 09/328,083 dated Mar. 23, 2001; 3 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/347,829 dated Jul. 28, 2000; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 09/383,328 dated Jun. 27, 2001; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 09/511,019 dated Jan. 4, 2002; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/532,582 dated Aug. 30, 2001; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 09/593,522 dated Oct. 22, 2002; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/596,814 dated Jul. 17, 2003; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/618,622 dated Jun. 21, 2005; 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/618,706 dated Aug. 29, 2001; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 09/638,100 dated Apr. 12, 2001; 1 page.
USPTO Notice of Allowance for U.S. Appl. No. 09/721,316 dated Sep. 23, 2002; 5 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/842,966 dated Nov. 1, 2002; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/864,051 dated Jul. 14, 2003; 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/878,074 dated Jun. 3, 2003; 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/912,768 dated Sep. 13, 2005; 5 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/957,084 dated May 18, 2004; 5 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/966,626 dated Oct. 10, 2002; 8 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/981,448 dated Aug. 7, 2003; 5 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/013,869 dated Mar. 18, 2003; 5 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/013,869 dated Mar. 18, 2004; 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/042,782 dated Jul. 28, 2003; 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/356,449 dated Jul. 14, 2004; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/866,510 dated Jun. 16, 2006; 7 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/949,902 dated Apr. 27, 2006; 4 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/949,902 dated Oct. 5, 2006; 4 pages.
USPTONotice of Allowance for U.S. Appl. No. 09/753,063 dated Dec. 3, 2002; 2 pages.
Vittoz et al., "High-Performance Crystal Oscillator Circuits: Theory and Application," IEEE Journal of Solid-State Circuits, vol. 23, No. 3, Jun. 1988, pp. 774-783; 10 pages.
Yoshikawa et al., "An EPROM Cell Structure for EPLD's Compatible with Single Poly-Si Gate Processes," IEEE Transactions on Electron Devices, vol. 37, No. 3, Mar. 1990, pp. 675-679; 5 pages.

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120068774A1 (en) * 2010-09-21 2012-03-22 Qualcomm Incorporated Amplitude Control for Oscillator
US8289090B2 (en) * 2010-09-21 2012-10-16 Qualcomm Incorporated Amplitude control for oscillator
US20120154066A1 (en) * 2010-12-20 2012-06-21 Ricoh Company, Ltd Oscillator, and clock generator, semiconductor device, and electronic device including the same
US8729971B2 (en) * 2010-12-20 2014-05-20 Ricoh Company, Ltd. Oscillator, and clock generator, semiconductor device, and electronic device including the same

Similar Documents

Publication Publication Date Title
US6614301B2 (en) Differential amplifier offset adjustment
US5594383A (en) Analog filter circuit and semiconductor integrated circuit device using the same
US6614295B2 (en) Feedback-type amplifier circuit and driver circuit
US5767748A (en) Voltage controlled oscillator and voltage controlled delay circuit
US5334951A (en) Phase lock loops and methods for their operation
US6448750B1 (en) Voltage regulator for non-volatile memory with large power supply rejection ration and minimal current drain
US6384652B1 (en) Clock duty cycle correction circuit
US6344772B1 (en) Apparatus and method for capacitance multiplication
US6509722B2 (en) Dynamic input stage biasing for low quiescent current amplifiers
US5764110A (en) Voltage controlled ring oscillator stabilized against supply voltage fluctuations
US5640122A (en) Circuit for providing a bias voltage compensated for p-channel transistor variations
US6940328B2 (en) Methods and apparatus for duty cycle control
US4524328A (en) MOS Power amplifier circuit
US5672993A (en) CMOS current mirror
US4887048A (en) Differential amplifier having extended common mode input voltage range
US6163217A (en) Operational amplifier
US5594386A (en) Pulse width modulated amplifier
US6734736B2 (en) Low power variable gain amplifier
US7750738B2 (en) Process, voltage and temperature control for high-speed, low-power fixed and variable gain amplifiers based on MOSFET resistors
US6351191B1 (en) Differential delay cell with common delay control and power supply
US6466070B1 (en) Low voltage charge pump
US6504432B1 (en) Tunable, dynamic, and self-biasing differential amplifier and application thereof
US6384684B1 (en) Amplifier
US6617915B2 (en) Low power wide swing current mirror
US6897717B1 (en) Methods and circuits for more accurately mirroring current over a wide range of input current

Legal Events

Date Code Title Description
AS Assignment

Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MCMENAMY, MICHAEL;REEL/FRAME:019005/0011

Effective date: 20060929

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK

Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429

Effective date: 20150312

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001

Effective date: 20160811

Owner name: SPANSION LLC, CALIFORNIA

Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001

Effective date: 20160811

AS Assignment

Owner name: MONTEREY RESEARCH, LLC, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:040911/0238

Effective date: 20160811