IT202200006356A1 - Sistema di test per il test ad alta tensione ed alta corrente su una pluralità di dispositivi a semiconduttore di potenza compresi in un wafer, e sistema di contattazione - Google Patents

Sistema di test per il test ad alta tensione ed alta corrente su una pluralità di dispositivi a semiconduttore di potenza compresi in un wafer, e sistema di contattazione Download PDF

Info

Publication number
IT202200006356A1
IT202200006356A1 IT102022000006356A IT202200006356A IT202200006356A1 IT 202200006356 A1 IT202200006356 A1 IT 202200006356A1 IT 102022000006356 A IT102022000006356 A IT 102022000006356A IT 202200006356 A IT202200006356 A IT 202200006356A IT 202200006356 A1 IT202200006356 A1 IT 202200006356A1
Authority
IT
Italy
Prior art keywords
wafer
semiconductor devices
power semiconductor
devices included
current testing
Prior art date
Application number
IT102022000006356A
Other languages
English (en)
Inventor
Marco Marcinnò
Carlo Cianferotti
Original Assignee
Crea Collaudi Elettr Automatizzati S R L
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Crea Collaudi Elettr Automatizzati S R L filed Critical Crea Collaudi Elettr Automatizzati S R L
Priority to IT102022000006356A priority Critical patent/IT202200006356A1/it
Priority to PCT/IB2023/053180 priority patent/WO2023187701A1/en
Publication of IT202200006356A1 publication Critical patent/IT202200006356A1/it

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/04Housings; Supporting members; Arrangements of terminals
    • G01R1/0408Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
    • G01R1/0491Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets for testing integrated circuits on wafers, e.g. wafer-level test cartridge
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/286External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2863Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/2872Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
    • G01R31/2879Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation related to electrical aspects, e.g. to voltage or current supply or stimuli or to electrical loads

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Environmental & Geological Engineering (AREA)
  • General Engineering & Computer Science (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
IT102022000006356A 2022-03-31 2022-03-31 Sistema di test per il test ad alta tensione ed alta corrente su una pluralità di dispositivi a semiconduttore di potenza compresi in un wafer, e sistema di contattazione IT202200006356A1 (it)

Priority Applications (2)

Application Number Priority Date Filing Date Title
IT102022000006356A IT202200006356A1 (it) 2022-03-31 2022-03-31 Sistema di test per il test ad alta tensione ed alta corrente su una pluralità di dispositivi a semiconduttore di potenza compresi in un wafer, e sistema di contattazione
PCT/IB2023/053180 WO2023187701A1 (en) 2022-03-31 2023-03-30 Test system for high-voltage and high-current testing on a plurality of power semiconductor devices comprised in a wafer, and contacting system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT102022000006356A IT202200006356A1 (it) 2022-03-31 2022-03-31 Sistema di test per il test ad alta tensione ed alta corrente su una pluralità di dispositivi a semiconduttore di potenza compresi in un wafer, e sistema di contattazione

Publications (1)

Publication Number Publication Date
IT202200006356A1 true IT202200006356A1 (it) 2023-10-01

Family

ID=82385606

Family Applications (1)

Application Number Title Priority Date Filing Date
IT102022000006356A IT202200006356A1 (it) 2022-03-31 2022-03-31 Sistema di test per il test ad alta tensione ed alta corrente su una pluralità di dispositivi a semiconduttore di potenza compresi in un wafer, e sistema di contattazione

Country Status (2)

Country Link
IT (1) IT202200006356A1 (it)
WO (1) WO2023187701A1 (it)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4482061B2 (ja) * 2008-08-19 2010-06-16 パナソニック株式会社 半導体素子の耐圧測定装置および耐圧測定方法
EP2546668A1 (en) * 2010-03-12 2013-01-16 Tokyo Electron Limited Probe apparatus
US20150241472A1 (en) * 2014-02-25 2015-08-27 Cascade Microtech, Inc. Systems and methods for on-wafer dynamic testing of electronic devices
WO2021240431A1 (en) 2020-05-27 2021-12-02 Crea Collaudi Elettronici Automatizzati S.R.L. Safety system for needle probe card for high-voltage and high-current test on power semiconductor devices, related test machine and corresponding testing method
US20220034956A1 (en) * 2020-08-03 2022-02-03 Chroma Ate Inc. Wafer inspection system and wafer inspection equipment thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4482061B2 (ja) * 2008-08-19 2010-06-16 パナソニック株式会社 半導体素子の耐圧測定装置および耐圧測定方法
EP2546668A1 (en) * 2010-03-12 2013-01-16 Tokyo Electron Limited Probe apparatus
US20150241472A1 (en) * 2014-02-25 2015-08-27 Cascade Microtech, Inc. Systems and methods for on-wafer dynamic testing of electronic devices
WO2021240431A1 (en) 2020-05-27 2021-12-02 Crea Collaudi Elettronici Automatizzati S.R.L. Safety system for needle probe card for high-voltage and high-current test on power semiconductor devices, related test machine and corresponding testing method
US20220034956A1 (en) * 2020-08-03 2022-02-03 Chroma Ate Inc. Wafer inspection system and wafer inspection equipment thereof

Also Published As

Publication number Publication date
WO2023187701A1 (en) 2023-10-05

Similar Documents

Publication Publication Date Title
JP5296117B2 (ja) プローブ装置
CN102798738B (zh) 半导体测试夹具
US8283941B2 (en) Alternating current (AC) stress test circuit, method for evaluating AC stress induced hot carrier injection (HCI) degradation, and test structure for HCI degradation evaluation
JP2013096837A (ja) 半導体テスト治具およびそれを用いた耐圧測定方法
JP5980024B2 (ja) 炭化珪素半導体装置の製造方法
WO2012167636A1 (zh) 一种半导体器件的栅介质层陷阱密度和位置的测试方法
WO2015130573A1 (en) Systems and methods for on-wafer dynamic testing of electronic devices
US11448692B2 (en) Method and device for wafer-level testing
JP2010010306A (ja) 半導体ウエハ測定装置
KR101630612B1 (ko) 반도체장치의 검사방법
IT202200006356A1 (it) Sistema di test per il test ad alta tensione ed alta corrente su una pluralità di dispositivi a semiconduttore di potenza compresi in un wafer, e sistema di contattazione
CN115706022A (zh) 一种定位故障晶体管的测试方法、结构
US20140354325A1 (en) Semiconductor layout structure and testing method thereof
JP2014183136A (ja) 炭化珪素チップ、炭化珪素ウエハ、炭化珪素チップの試験方法、炭化珪素ウエハの試験方法
US20130027066A1 (en) Transistor test structure
JP2021056100A (ja) 半導体試験装置、半導体装置の試験方法および半導体装置の製造方法
JP2006013532A (ja) 半導体ウエハの誘電層のソフトブレークダウンを検出する装置及び方法
Pey et al. New insights into dielectric breakdown of MgO in STT-MRAM devices
JP2007142443A (ja) 半導体材料中の表面移動度測定用の弾性メタルゲートmosトランジスタ
Pan et al. Using NMOS transistors as switches for accuracy and area-efficiency in large-scale addressable test array
JP4640204B2 (ja) Soiウエーハの評価方法
Hook et al. Detection of thin oxide (3.5 nm) dielectric degradation due to charging damage by rapid-ramp breakdown
Traynor et al. Adaptive high voltage stress methodology to enable automotive quality on FinFET technologies
US10784172B2 (en) Testing solid state devices before completing manufacture
JPH10233419A (ja) 半導体装置