IT1160061B - Struttura per il montaggio di chip a circuito integrato e relativo processo di fabbricazione - Google Patents
Struttura per il montaggio di chip a circuito integrato e relativo processo di fabbricazioneInfo
- Publication number
- IT1160061B IT1160061B IT29674/78A IT2967478A IT1160061B IT 1160061 B IT1160061 B IT 1160061B IT 29674/78 A IT29674/78 A IT 29674/78A IT 2967478 A IT2967478 A IT 2967478A IT 1160061 B IT1160061 B IT 1160061B
- Authority
- IT
- Italy
- Prior art keywords
- installation
- integrated circuit
- manufacturing process
- circuit chips
- related manufacturing
- Prior art date
Links
- 238000009434 installation Methods 0.000 title 1
- 238000004519 manufacturing process Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4885—Wire-like parts or pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US85277977A | 1977-11-18 | 1977-11-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
IT7829674A0 IT7829674A0 (it) | 1978-11-10 |
IT1160061B true IT1160061B (it) | 1987-03-04 |
Family
ID=25314194
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT29674/78A IT1160061B (it) | 1977-11-18 | 1978-11-10 | Struttura per il montaggio di chip a circuito integrato e relativo processo di fabbricazione |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0002166A3 (it) |
JP (1) | JPS5843909B2 (it) |
IT (1) | IT1160061B (it) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4551192A (en) * | 1983-06-30 | 1985-11-05 | International Business Machines Corporation | Electrostatic or vacuum pinchuck formed with microcircuit lithography |
US5917707A (en) * | 1993-11-16 | 1999-06-29 | Formfactor, Inc. | Flexible contact structure with an electrically conductive shell |
US5476211A (en) | 1993-11-16 | 1995-12-19 | Form Factor, Inc. | Method of manufacturing electrical contacts, using a sacrificial member |
US4896464A (en) * | 1988-06-15 | 1990-01-30 | International Business Machines Corporation | Formation of metallic interconnects by grit blasting |
US5170245A (en) * | 1988-06-15 | 1992-12-08 | International Business Machines Corp. | Semiconductor device having metallic interconnects formed by grit blasting |
US5243133A (en) * | 1992-02-18 | 1993-09-07 | International Business Machines, Inc. | Ceramic chip carrier with lead frame or edge clip |
US6835898B2 (en) | 1993-11-16 | 2004-12-28 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
US6336269B1 (en) | 1993-11-16 | 2002-01-08 | Benjamin N. Eldridge | Method of fabricating an interconnection element |
KR100335166B1 (ko) * | 1994-11-15 | 2002-05-04 | 이고르 와이. 칸드로스 | 반도체 장치를 실행시키는 방법 |
EP0792519B1 (en) * | 1994-11-15 | 2003-03-26 | Formfactor, Inc. | Interconnection elements for microelectronic components |
EP0792517B1 (en) * | 1994-11-15 | 2003-10-22 | Formfactor, Inc. | Electrical contact structures from flexible wire |
US6727579B1 (en) | 1994-11-16 | 2004-04-27 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
EP0859686B1 (en) * | 1995-05-26 | 2005-08-17 | Formfactor, Inc. | Fabricating interconnects and tips using sacrificial substrates |
US20100065963A1 (en) | 1995-05-26 | 2010-03-18 | Formfactor, Inc. | Method of wirebonding that utilizes a gas flow within a capillary from which a wire is played out |
US8033838B2 (en) | 1996-02-21 | 2011-10-11 | Formfactor, Inc. | Microelectronic contact structure |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3757271A (en) * | 1971-10-04 | 1973-09-04 | Ibm | Integrated circuit package |
US3959874A (en) * | 1974-12-20 | 1976-06-01 | Western Electric Company, Inc. | Method of forming an integrated circuit assembly |
-
1978
- 1978-10-04 EP EP78430015A patent/EP0002166A3/fr not_active Withdrawn
- 1978-10-09 JP JP53123684A patent/JPS5843909B2/ja not_active Expired
- 1978-11-10 IT IT29674/78A patent/IT1160061B/it active
Also Published As
Publication number | Publication date |
---|---|
JPS5473566A (en) | 1979-06-12 |
EP0002166A3 (fr) | 1979-08-08 |
EP0002166A2 (fr) | 1979-05-30 |
IT7829674A0 (it) | 1978-11-10 |
JPS5843909B2 (ja) | 1983-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IT7824893A0 (it) | Processo di fabbricazione di dispositivi semiconduttori a circuito integrato. | |
IT1158723B (it) | Processo di fabbricazione di dispositivi semiconduttori | |
IT1110275B (it) | Struttura vetro-ceramica per substrati circuitali e relativo processo di fabbricazione | |
IT1160061B (it) | Struttura per il montaggio di chip a circuito integrato e relativo processo di fabbricazione | |
DE69030129D1 (de) | Herstellungsverfahren einer integrierten Halbleiterschaltung | |
KR880701461A (ko) | 반도체 소자 제조공정 | |
BR8704508A (pt) | Processo para fabricacao de circuito integrado | |
KR860004457A (ko) | 반도체 집적회로장치 및 그의 제조방법과 제조장치 | |
JPS5591856A (en) | Semiconductor integrated circuit chip structure | |
KR860004469A (ko) | 메모리를 내장한 반도체 집적회로 장치 | |
KR860002862A (ko) | 반도체장치의 제조방법 | |
KR850006258A (ko) | 반도체장치 제조방법 | |
KR900008928A (ko) | 반도체 집적회로 | |
IT1140065B (it) | Circuito integrato a semiconduttori | |
IT1202764B (it) | Processo di fabbricazione di circuiti semiconduttori integrati | |
DE3581754D1 (de) | Integrierte halbleiterschaltung fuer taktimpulsverteilung. | |
KR850007157A (ko) | 반도체 집적 회로장치 | |
IT1184402B (it) | Dispositivo a circuito integrato a semiconduttori e procedimento per la produzione di esso | |
DE3851204D1 (de) | Herstellungsverfahren einer integrierten Halbleiterschaltungsanordnung. | |
IT1115356B (it) | Processo per la fabbricazione di microcircuiti | |
KR860000710A (ko) | 반도체장치 제조방법 | |
IT1098983B (it) | Circuito integrato protetto,relativo substrato di interconnessione protetto e relativo procedimento di produzione | |
BR8707876A (pt) | Processo de fabricacao de dispositivos semicondutores | |
BR8706895A (pt) | Processo de fabricacao de um dispositivo semicondutor | |
KR860005450A (ko) | 반도체 집적 회로장치 및 그의 제조방법 |