IL144674A0 - Dynamic wave-pipelined interface apparatus and methods therefor - Google Patents
Dynamic wave-pipelined interface apparatus and methods thereforInfo
- Publication number
- IL144674A0 IL144674A0 IL14467400A IL14467400A IL144674A0 IL 144674 A0 IL144674 A0 IL 144674A0 IL 14467400 A IL14467400 A IL 14467400A IL 14467400 A IL14467400 A IL 14467400A IL 144674 A0 IL144674 A0 IL 144674A0
- Authority
- IL
- Israel
- Prior art keywords
- dynamic wave
- interface apparatus
- methods therefor
- signal
- pipelined interface
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Hydrogenated Pyridines (AREA)
- Measuring Volume Flow (AREA)
- Pipeline Systems (AREA)
- Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)
- Communication Control (AREA)
- Pulse Circuits (AREA)
- Complex Calculations (AREA)
- Selective Calling Equipment (AREA)
- Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
- Medicines Containing Antibodies Or Antigens For Use As Internal Diagnostic Agents (AREA)
- Supports For Pipes And Cables (AREA)
- Rigid Pipes And Flexible Pipes (AREA)
- Ultra Sonic Daignosis Equipment (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/263,662 US6654897B1 (en) | 1999-03-05 | 1999-03-05 | Dynamic wave-pipelined interface apparatus and methods therefor |
PCT/GB2000/000756 WO2000054164A1 (en) | 1999-03-05 | 2000-03-03 | Dynamic wave-pipelined interface apparatus and methods therefor |
Publications (1)
Publication Number | Publication Date |
---|---|
IL144674A0 true IL144674A0 (en) | 2002-05-23 |
Family
ID=23002734
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IL14467400A IL144674A0 (en) | 1999-03-05 | 2000-03-03 | Dynamic wave-pipelined interface apparatus and methods therefor |
IL144674A IL144674A (en) | 1999-03-05 | 2001-07-31 | Dynamic wave interface device and methods |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IL144674A IL144674A (en) | 1999-03-05 | 2001-07-31 | Dynamic wave interface device and methods |
Country Status (18)
Country | Link |
---|---|
US (1) | US6654897B1 (pl) |
EP (1) | EP1159687B1 (pl) |
JP (1) | JP3725429B2 (pl) |
KR (1) | KR100487206B1 (pl) |
CN (1) | CN1181440C (pl) |
AT (1) | ATE239944T1 (pl) |
AU (1) | AU2925200A (pl) |
BR (1) | BR0009251B1 (pl) |
CA (1) | CA2365288C (pl) |
CZ (1) | CZ20013179A3 (pl) |
DE (1) | DE60002567T2 (pl) |
ES (1) | ES2195873T3 (pl) |
HU (1) | HUP0105099A3 (pl) |
IL (2) | IL144674A0 (pl) |
PL (1) | PL202169B1 (pl) |
RU (1) | RU2213992C2 (pl) |
TW (1) | TW459179B (pl) |
WO (1) | WO2000054164A1 (pl) |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6950957B1 (en) * | 2000-09-11 | 2005-09-27 | Adc Telecommunications, Inc. | Phase comparator for a phase locked loop |
US6928571B1 (en) | 2000-09-15 | 2005-08-09 | Intel Corporation | Digital system of adjusting delays on circuit boards |
US6920552B2 (en) | 2001-03-16 | 2005-07-19 | Broadcom Corporation | Network interface with double data rate and delay locked loop |
US6675272B2 (en) * | 2001-04-24 | 2004-01-06 | Rambus Inc. | Method and apparatus for coordinating memory operations among diversely-located memory components |
US8391039B2 (en) | 2001-04-24 | 2013-03-05 | Rambus Inc. | Memory module with termination component |
EP1291778B1 (en) * | 2001-04-24 | 2007-06-27 | Rambus Inc. | Method and apparatus for coordinating memory operations among diversely-located memory components |
US7076678B2 (en) * | 2002-02-11 | 2006-07-11 | Micron Technology, Inc. | Method and apparatus for data transfer |
US6954870B2 (en) * | 2002-03-12 | 2005-10-11 | International Business Machines Corporation | Method for receiver delay detection and latency minimization for a source synchronous wave pipelined interface |
US6934867B2 (en) * | 2002-05-17 | 2005-08-23 | International Business Machines Corporation | Digital system having a multiplicity of self-calibrating interfaces |
EP1901178B1 (en) * | 2002-07-17 | 2010-02-24 | Chronologic Pty Ltd | Synchronized multichannel universal serial bus |
DE102004013929B3 (de) * | 2004-03-22 | 2005-08-11 | Infineon Technologies Ag | Verfahren zum Steuern des Einlesens eines Datensignals sowie eine Eingangsschaltung für eine elektronische Schaltung |
US7301831B2 (en) | 2004-09-15 | 2007-11-27 | Rambus Inc. | Memory systems with variable delays for write data signals |
KR20060081522A (ko) * | 2005-01-10 | 2006-07-13 | 삼성전자주식회사 | 피씨아이 익스프레스의 바이트 스큐 보상방법 및 이를위한 피씨아이 익스프레스 물리 계층 수신기 |
US20060164909A1 (en) * | 2005-01-24 | 2006-07-27 | International Business Machines Corporation | System, method and storage medium for providing programmable delay chains for a memory system |
US7461287B2 (en) * | 2005-02-11 | 2008-12-02 | International Business Machines Corporation | Elastic interface de-skew mechanism |
US7412618B2 (en) * | 2005-02-11 | 2008-08-12 | International Business Machines Corporation | Combined alignment scrambler function for elastic interface |
US20060242473A1 (en) * | 2005-04-07 | 2006-10-26 | Wahl Mark A | Phase optimization for data communication between plesiochronous time domains |
US8037370B2 (en) | 2007-05-02 | 2011-10-11 | Ati Technologies Ulc | Data transmission apparatus with information skew and redundant control information and method |
WO2009087960A1 (ja) * | 2008-01-07 | 2009-07-16 | Nikon Systems Inc. | データ転送装置およびカメラ |
WO2009147697A1 (ja) * | 2008-06-03 | 2009-12-10 | 富士通株式会社 | 情報処理装置及びその制御方法 |
JP2010028450A (ja) * | 2008-07-18 | 2010-02-04 | Nikon Corp | データ転送装置および電子カメラ |
JP5341503B2 (ja) | 2008-12-26 | 2013-11-13 | 株式会社東芝 | メモリデバイス、ホストデバイスおよびサンプリングクロックの調整方法 |
JP5304280B2 (ja) * | 2009-01-30 | 2013-10-02 | 株式会社ニコン | 位相調整装置およびカメラ |
CN101493304B (zh) * | 2009-03-06 | 2012-10-03 | 北京铱钵隆芯科技有限责任公司 | 可编程延时装置及其控制流程 |
CN101996149B (zh) * | 2009-08-12 | 2012-09-26 | 炬力集成电路设计有限公司 | 一种数据采集方法及装置 |
USD675498S1 (en) | 2010-06-18 | 2013-02-05 | Master Lock Company Llc | Ratchet |
CN103502965A (zh) * | 2011-04-25 | 2014-01-08 | 松下电器产业株式会社 | 信道间时滞调整电路 |
TW201246881A (en) * | 2011-05-12 | 2012-11-16 | Novatek Microelectronics Corp | Signal calibration method and client circuit and transmission system using the same |
CN102780552A (zh) * | 2011-05-13 | 2012-11-14 | 联咏科技股份有限公司 | 信号校正方法及相关的客户端电路及传输系统 |
TWI460574B (zh) * | 2011-05-19 | 2014-11-11 | Novatek Microelectronics Corp | 校正行動產業處理器介面中訊號偏移的方法及相關傳輸系統 |
USD681411S1 (en) | 2011-08-30 | 2013-05-07 | Master Lock Company Llc | Ratchet lock |
JP7217204B2 (ja) * | 2019-06-28 | 2023-02-02 | 株式会社アドバンテスト | 信号処理装置および信号処理方法 |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NZ220548A (en) * | 1986-06-18 | 1990-05-28 | Fujitsu Ltd | Tdm frame synchronising circuit |
US4922141A (en) * | 1986-10-07 | 1990-05-01 | Western Digital Corporation | Phase-locked loop delay line |
US5086500A (en) * | 1987-08-07 | 1992-02-04 | Tektronix, Inc. | Synchronized system by adjusting independently clock signals arriving at a plurality of integrated circuits |
JPH0683172B2 (ja) * | 1988-09-27 | 1994-10-19 | 日本電気株式会社 | フレームアライメント方式 |
US4965884A (en) * | 1989-11-22 | 1990-10-23 | Northern Telecom Limited | Data alignment method and apparatus |
US5258660A (en) | 1990-01-16 | 1993-11-02 | Cray Research, Inc. | Skew-compensated clock distribution system |
US5229668A (en) * | 1992-03-25 | 1993-07-20 | North Carolina State University Of Raleigh | Method and apparatus for high speed digital sampling of a data signal |
EP0822718B1 (en) * | 1992-12-09 | 2002-06-19 | Discovery Communications, Inc. | Network controller for cable television delivery systems |
US5467464A (en) * | 1993-03-09 | 1995-11-14 | Apple Computer, Inc. | Adaptive clock skew and duty cycle compensation for a serial data bus |
JPH0764957A (ja) * | 1993-08-23 | 1995-03-10 | Mitsubishi Electric Corp | タイマ装置 |
JPH07154381A (ja) * | 1993-11-30 | 1995-06-16 | Hitachi Ltd | データ転送装置 |
US5442636A (en) * | 1993-12-14 | 1995-08-15 | At&T Corp. | Circuit and method for alignment of digital information packets |
JPH07311735A (ja) | 1994-05-18 | 1995-11-28 | Hitachi Ltd | データ転送装置 |
US6032282A (en) * | 1994-09-19 | 2000-02-29 | Advantest Corp. | Timing edge forming circuit for IC test system |
JP3233801B2 (ja) * | 1994-12-09 | 2001-12-04 | 沖電気工業株式会社 | ビット位相同期回路 |
US5507029A (en) * | 1995-01-11 | 1996-04-09 | International Business Machines Corporation | Method for minimizing the time skew of electrical signals in very large scale integrated circuits |
US6167528A (en) * | 1995-12-21 | 2000-12-26 | Cypress Semiconductor | Programmably timed storage element for integrated circuit input/output |
US5872959A (en) * | 1996-09-10 | 1999-02-16 | Lsi Logic Corporation | Method and apparatus for parallel high speed data transfer |
US5838936A (en) | 1997-03-10 | 1998-11-17 | Emulex Corporation | Elastic bus interface data buffer |
US6247138B1 (en) * | 1997-06-12 | 2001-06-12 | Fujitsu Limited | Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system |
US6229367B1 (en) * | 1997-06-26 | 2001-05-08 | Vitesse Semiconductor Corp. | Method and apparatus for generating a time delayed signal with a minimum data dependency error using an oscillator |
US6031847A (en) * | 1997-07-01 | 2000-02-29 | Silicon Graphics, Inc | Method and system for deskewing parallel bus channels |
CA2302367C (en) * | 1997-09-04 | 2003-10-07 | Deog-Kyoon Jeong | Controllable delays in multiple synchronized signals for reduced electromagnetic interference at peak frequencies |
JPH11145945A (ja) * | 1997-11-12 | 1999-05-28 | Fujitsu Ltd | 符号化フレーム同期方法及び符号化フレーム同期回路 |
US6269451B1 (en) * | 1998-02-27 | 2001-07-31 | Micron Technology, Inc. | Method and apparatus for adjusting data timing by delaying clock signal |
US6289468B1 (en) * | 1998-11-06 | 2001-09-11 | Advanced Micro Devices, Inc. | Technique for controlling system bus timing with on-chip programmable delay lines |
-
1999
- 1999-03-05 US US09/263,662 patent/US6654897B1/en not_active Expired - Lifetime
-
2000
- 2000-02-29 TW TW089103445A patent/TW459179B/zh not_active IP Right Cessation
- 2000-03-03 HU HU0105099A patent/HUP0105099A3/hu unknown
- 2000-03-03 DE DE60002567T patent/DE60002567T2/de not_active Expired - Lifetime
- 2000-03-03 BR BRPI0009251-7A patent/BR0009251B1/pt not_active IP Right Cessation
- 2000-03-03 WO PCT/GB2000/000756 patent/WO2000054164A1/en active IP Right Grant
- 2000-03-03 AU AU29252/00A patent/AU2925200A/en not_active Abandoned
- 2000-03-03 RU RU2001126557/09A patent/RU2213992C2/ru not_active IP Right Cessation
- 2000-03-03 IL IL14467400A patent/IL144674A0/xx active IP Right Grant
- 2000-03-03 AT AT00907775T patent/ATE239944T1/de not_active IP Right Cessation
- 2000-03-03 PL PL350160A patent/PL202169B1/pl not_active IP Right Cessation
- 2000-03-03 JP JP2000604321A patent/JP3725429B2/ja not_active Expired - Lifetime
- 2000-03-03 CN CNB008046468A patent/CN1181440C/zh not_active Expired - Lifetime
- 2000-03-03 KR KR10-2001-7011113A patent/KR100487206B1/ko not_active IP Right Cessation
- 2000-03-03 CZ CZ20013179A patent/CZ20013179A3/cs unknown
- 2000-03-03 CA CA002365288A patent/CA2365288C/en not_active Expired - Lifetime
- 2000-03-03 EP EP00907775A patent/EP1159687B1/en not_active Expired - Lifetime
- 2000-03-03 ES ES00907775T patent/ES2195873T3/es not_active Expired - Lifetime
-
2001
- 2001-07-31 IL IL144674A patent/IL144674A/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
HUP0105099A3 (en) | 2005-01-28 |
DE60002567T2 (de) | 2004-03-25 |
PL350160A1 (en) | 2002-11-18 |
KR20010102462A (ko) | 2001-11-15 |
KR100487206B1 (ko) | 2005-05-03 |
WO2000054164A1 (en) | 2000-09-14 |
RU2213992C2 (ru) | 2003-10-10 |
US6654897B1 (en) | 2003-11-25 |
CA2365288C (en) | 2009-05-05 |
IL144674A (en) | 2006-04-10 |
CZ20013179A3 (cs) | 2002-02-13 |
TW459179B (en) | 2001-10-11 |
JP3725429B2 (ja) | 2005-12-14 |
CN1181440C (zh) | 2004-12-22 |
ES2195873T3 (es) | 2003-12-16 |
BR0009251B1 (pt) | 2013-02-19 |
ATE239944T1 (de) | 2003-05-15 |
EP1159687A1 (en) | 2001-12-05 |
EP1159687B1 (en) | 2003-05-07 |
CA2365288A1 (en) | 2000-09-14 |
DE60002567D1 (de) | 2003-06-12 |
PL202169B1 (pl) | 2009-06-30 |
JP2002539526A (ja) | 2002-11-19 |
CN1342289A (zh) | 2002-03-27 |
BR0009251A (pt) | 2001-11-20 |
AU2925200A (en) | 2000-09-28 |
HUP0105099A2 (hu) | 2002-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IL144674A0 (en) | Dynamic wave-pipelined interface apparatus and methods therefor | |
US6469555B1 (en) | Apparatus and method for generating multiple clock signals from a single loop circuit | |
AU3188700A (en) | Jitter buffer and methods for control of same | |
US20150192949A1 (en) | Digital Calibration-Based Skew Cancellation for Long-Reach MIPI D-PHY Serial Links | |
WO2005034355A3 (en) | Clock-data recovery (“cdr”) circuit, apparatus and method for variable frequency data | |
AU2152201A (en) | A multi-rate transponder system and chip set | |
AU6779500A (en) | Method and apparatus for allowing proprietary forwarding elements to interoperate with standard control elements in an open architecture for network devices | |
CA2089370A1 (en) | Variable speaker muting based on received data | |
EP1635562A4 (en) | RECEIVER DEVICE WITH DIGITAL INTERFACE | |
EP1667114A4 (en) | METHOD AND APPARATUS FOR PROCESSING THE SIGNAL | |
WO1996031033A3 (en) | System for providing a predetermined timing relation between inputting and outputting of data; transmitter and receiver for such a system | |
CA2363377A1 (en) | System and method for inverting automatic frequency control (afc) | |
CA2195489A1 (en) | Introducing processing delay as a multiple of the time slot duration | |
WO1999038295A8 (en) | Method and apparatus for source synchronous data transfer | |
JP3036854B2 (ja) | 干渉検出回路 | |
TW200620319A (en) | Apparatus for driving output signals from DLL circult | |
US7793021B2 (en) | Method for synchronizing a transmission of information and a device having synchronizing capabilities | |
AU3232700A (en) | Method and circuit for receiving dual edge clocked data | |
TW200518021A (en) | Apparatus and method for processing signals | |
EP1667346A4 (en) | OPTICAL SIGNAL RECEIVER, OPTICAL SIGNAL RECEPTION APPARATUS, AND OPTICAL SIGNAL TRANSMISSION SYSTEM | |
US5825834A (en) | Fast response system implementing a sampling clock for extracting stable clock information from a serial data stream with defined jitter characeristics and method therefor | |
EP1223698A3 (de) | Verfahren und Kompensationsmodul zur Phasenkompensation von Taktsignalen | |
FI86933B (fi) | Foerfarande och anordning foer styrning av en radiosaendare. | |
MY147569A (en) | Method and apparatus for isolating noise from a tuner in a television signal receiver | |
JP2005512439A (ja) | クロックドインターフェイスを有するシステム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FF | Patent granted | ||
KB | Patent renewed |