HK59996A - Integrated circuit with anti -"latch-up" circuit obtained using complementary mos circuit technology - Google Patents

Integrated circuit with anti -"latch-up" circuit obtained using complementary mos circuit technology

Info

Publication number
HK59996A
HK59996A HK59996A HK59996A HK59996A HK 59996 A HK59996 A HK 59996A HK 59996 A HK59996 A HK 59996A HK 59996 A HK59996 A HK 59996A HK 59996 A HK59996 A HK 59996A
Authority
HK
Hong Kong
Prior art keywords
circuit
latch
linear elements
complementary mos
realization
Prior art date
Application number
HK59996A
Other languages
English (en)
Inventor
Werner Reczek
Josef Winnerl
Wolfgang Pribyl
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE19873743931 external-priority patent/DE3743931A1/de
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of HK59996A publication Critical patent/HK59996A/xx

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0921Means for preventing a bipolar, e.g. thyristor, action between the different transistor regions, e.g. Latchup prevention

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Dram (AREA)
HK59996A 1987-12-23 1996-04-03 Integrated circuit with anti -"latch-up" circuit obtained using complementary mos circuit technology HK59996A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19873743931 DE3743931A1 (de) 1987-12-23 1987-12-23 Integrierte schaltung mit "latch-up"-schutzschaltung in komplementaerer mos-schaltungstechnik
DE3821644A DE3821644A1 (de) 1987-12-23 1988-06-27 Integrierte schaltung mit "latch-up"-schutzschaltung in komplementaerer mos-schaltungstechnik

Publications (1)

Publication Number Publication Date
HK59996A true HK59996A (en) 1996-04-12

Family

ID=25863189

Family Applications (1)

Application Number Title Priority Date Filing Date
HK59996A HK59996A (en) 1987-12-23 1996-04-03 Integrated circuit with anti -"latch-up" circuit obtained using complementary mos circuit technology

Country Status (8)

Country Link
US (1) US5126816A (ko)
EP (1) EP0391923B1 (ko)
JP (1) JP2808543B2 (ko)
KR (1) KR0136595B1 (ko)
AT (1) ATE106608T1 (ko)
DE (2) DE3821644A1 (ko)
HK (1) HK59996A (ko)
WO (1) WO1989006047A1 (ko)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1250406B (it) * 1991-02-07 1995-04-07 Sgs Thomson Microelectronics Circuito logico cmos per alta tensione con porte logiche configurate nand e ridotto numero di transistori n-mos richiedenti una diffusione graduata limitatamente al solo drain
US5552338A (en) * 1994-09-26 1996-09-03 Intel Corporation Method of using latchup current to blow a fuse in an integrated circuit
DE69528958T2 (de) * 1995-01-31 2003-09-11 Stmicroelectronics S.R.L., Agrate Brianza Monolitische Ausgangsstufe mit Eigenbeschirmung gegen Latch-up-Phänomene
JPH09199607A (ja) * 1996-01-18 1997-07-31 Nec Corp Cmos半導体装置
DE10111462A1 (de) * 2001-03-09 2002-09-19 Infineon Technologies Ag Thyristorstruktur und Überspannungsschutzanordnung mit einer solchen Thyristorstruktur
US7132696B2 (en) 2002-08-28 2006-11-07 Micron Technology, Inc. Intermeshed guard bands for multiple voltage supply structures on an integrated circuit, and methods of making same
US9842629B2 (en) 2004-06-25 2017-12-12 Cypress Semiconductor Corporation Memory cell array latchup prevention
US7773442B2 (en) 2004-06-25 2010-08-10 Cypress Semiconductor Corporation Memory cell array latchup prevention

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0084000A3 (en) * 1982-01-11 1985-07-10 FAIRCHILD CAMERA & INSTRUMENT CORPORATION Cmos device
JPS58197870A (ja) * 1982-05-14 1983-11-17 Hitachi Ltd 半導体装置
JPS58225664A (ja) * 1982-06-22 1983-12-27 Sanyo Electric Co Ltd C−mos集積回路
JPS5969956A (ja) * 1982-10-15 1984-04-20 Nec Corp 半導体装置
DE3379009D1 (en) * 1982-10-18 1989-02-23 Philips Nv Semiconductor structure having a voltage level shifter
JPS60117654A (ja) * 1983-11-30 1985-06-25 Toshiba Corp 相補型半導体装置
JPS61154157A (ja) * 1984-12-27 1986-07-12 Nec Corp 半導体集積回路
GB2171249A (en) * 1985-02-14 1986-08-20 Siliconix Ltd Improved monolithic integrated circuits

Also Published As

Publication number Publication date
DE3889920D1 (de) 1994-07-07
WO1989006047A1 (en) 1989-06-29
EP0391923B1 (de) 1994-06-01
ATE106608T1 (de) 1994-06-15
JPH03501792A (ja) 1991-04-18
US5126816A (en) 1992-06-30
KR0136595B1 (ko) 1998-04-29
KR900701046A (ko) 1990-08-17
DE3821644A1 (de) 1989-12-28
EP0391923A1 (de) 1990-10-17
JP2808543B2 (ja) 1998-10-08

Similar Documents

Publication Publication Date Title
US5041895A (en) Mixed technology integrated device comprising complementary LDMOS power transistors, CMOS and vertical PNP integrated structures having an enhanced ability to withstand a relatively high supply voltage
US4862233A (en) Integrated circuit device having vertical MOS provided with Zener diode
US7429774B2 (en) Electrostatic discharge (ESD) protection MOS device and ESD circuitry thereof
US5304833A (en) Complementary MOS semiconductor device
GB2173638B (en) Semiconductor devices
US6274909B1 (en) Guard ring structure with deep N well on ESD devices
JP2528794B2 (ja) ラツチアツプ保護回路付き集積回路
HK59996A (en) Integrated circuit with anti -"latch-up" circuit obtained using complementary mos circuit technology
US5949094A (en) ESD protection for high density DRAMs using triple-well technology
US4683488A (en) Latch-up resistant CMOS structure for VLSI including retrograded wells
JP2528795B2 (ja) ラツチアツプ保護回路付き集積回路
US5912495A (en) High voltage driver circuit with diode
US6063672A (en) NMOS electrostatic discharge protection device and method for CMOS integrated circuit
EP0822596A2 (en) Improvements in or relating to integrated circuits
US5539233A (en) Controlled low collector breakdown voltage vertical transistor for ESD protection circuits
JPS6197858A (ja) 半導体装置
KR930001289B1 (ko) 반도체회로
Niitsu et al. Latchup-free CMOS structure using shallow trench isolation
JPS6473661A (en) Complementary semiconductor device
EP0179088A1 (en) LOCK RESISTANT CMOS STRUCTURE FOR VERY LARGE SCALE INTEGRATION.
JPH0233976A (ja) ツェナーダイオード
JPS58196045A (ja) 相補型mos半導体装置
GB1353488A (en) Semiconductor devices
JPH04147668A (ja) 半導体集積回路装置とその製造方法
JPH0351103B2 (ko)

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)