HK1005492A1 - Data transfers method for a semiconductor memory and semiconductor memory to perform such a method - Google Patents

Data transfers method for a semiconductor memory and semiconductor memory to perform such a method

Info

Publication number
HK1005492A1
HK1005492A1 HK98104544A HK98104544A HK1005492A1 HK 1005492 A1 HK1005492 A1 HK 1005492A1 HK 98104544 A HK98104544 A HK 98104544A HK 98104544 A HK98104544 A HK 98104544A HK 1005492 A1 HK1005492 A1 HK 1005492A1
Authority
HK
Hong Kong
Prior art keywords
semiconductor memory
data transfer
perform
data transfers
control signal
Prior art date
Application number
HK98104544A
Other languages
English (en)
Inventor
Diether Sommer
Dominique Savignac
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of HK1005492A1 publication Critical patent/HK1005492A1/xx

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
    • G11C7/1033—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers using data registers of which only one stage is addressed for sequentially outputting data from a predetermined number of stages, e.g. nibble read-write mode

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
  • Credit Cards Or The Like (AREA)
HK98104544A 1991-05-06 1998-05-26 Data transfers method for a semiconductor memory and semiconductor memory to perform such a method HK1005492A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE4114744A DE4114744C1 (xx) 1991-05-06 1991-05-06

Publications (1)

Publication Number Publication Date
HK1005492A1 true HK1005492A1 (en) 1999-01-08

Family

ID=6431081

Family Applications (1)

Application Number Title Priority Date Filing Date
HK98104544A HK1005492A1 (en) 1991-05-06 1998-05-26 Data transfers method for a semiconductor memory and semiconductor memory to perform such a method

Country Status (7)

Country Link
US (1) US5357469A (xx)
EP (1) EP0513611B1 (xx)
JP (1) JP3316001B2 (xx)
KR (1) KR100292552B1 (xx)
AT (1) ATE161999T1 (xx)
DE (2) DE4114744C1 (xx)
HK (1) HK1005492A1 (xx)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07226079A (ja) * 1994-02-14 1995-08-22 Matsushita Electric Ind Co Ltd 半導体メモリ装置
US5598376A (en) * 1994-12-23 1997-01-28 Micron Technology, Inc. Distributed write data drivers for burst access memories
US5652724A (en) * 1994-12-23 1997-07-29 Micron Technology, Inc. Burst EDO memory device having pipelined output buffer
US5668773A (en) * 1994-12-23 1997-09-16 Micron Technology, Inc. Synchronous burst extended data out DRAM
US5721859A (en) * 1994-12-23 1998-02-24 Micron Technology, Inc. Counter control circuit in a burst memory
US5729503A (en) * 1994-12-23 1998-03-17 Micron Technology, Inc. Address transition detection on a synchronous design
US6804760B2 (en) 1994-12-23 2004-10-12 Micron Technology, Inc. Method for determining a type of memory present in a system
US5610864A (en) * 1994-12-23 1997-03-11 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing
US5675549A (en) * 1994-12-23 1997-10-07 Micron Technology, Inc. Burst EDO memory device address counter
US5640364A (en) * 1994-12-23 1997-06-17 Micron Technology, Inc. Self-enabling pulse trapping circuit
US6525971B2 (en) 1995-06-30 2003-02-25 Micron Technology, Inc. Distributed write data drivers for burst access memories
US5682354A (en) * 1995-11-06 1997-10-28 Micron Technology, Inc. CAS recognition in burst extended data out DRAM
US5526320A (en) * 1994-12-23 1996-06-11 Micron Technology Inc. Burst EDO memory device
US5717654A (en) * 1995-02-10 1998-02-10 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing
US5850368A (en) * 1995-06-01 1998-12-15 Micron Technology, Inc. Burst EDO memory address counter
US6470405B2 (en) * 1995-10-19 2002-10-22 Rambus Inc. Protocol for communication with dynamic memory
US6810449B1 (en) 1995-10-19 2004-10-26 Rambus, Inc. Protocol for communication with dynamic memory
US5729504A (en) * 1995-12-14 1998-03-17 Micron Technology, Inc. Continuous burst edo memory device
US7681005B1 (en) 1996-01-11 2010-03-16 Micron Technology, Inc. Asynchronously-accessible memory device with mode selection circuitry for burst or pipelined operation
US5966724A (en) * 1996-01-11 1999-10-12 Micron Technology, Inc. Synchronous memory device with dual page and burst mode operations
US6981126B1 (en) 1996-07-03 2005-12-27 Micron Technology, Inc. Continuous interleave burst access
US6401186B1 (en) 1996-07-03 2002-06-04 Micron Technology, Inc. Continuous burst memory which anticipates a next requested start address
JPH10124447A (ja) * 1996-10-18 1998-05-15 Fujitsu Ltd データ転送制御方法及び装置
US7103742B1 (en) 1997-12-03 2006-09-05 Micron Technology, Inc. Burst/pipelined edo memory device
US7927948B2 (en) 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
CN108327042B (zh) * 2018-03-22 2023-09-15 昆明理工大学 一种陶瓷颗粒增强金属基复合材料预制体的自动化制备装置
US11630785B2 (en) 2020-11-03 2023-04-18 Western Digital Technologies, Inc. Data storage with improved data transfer

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4344156A (en) * 1980-10-10 1982-08-10 Inmos Corporation High speed data transfer for a semiconductor memory
JPS60136086A (ja) * 1983-12-23 1985-07-19 Hitachi Ltd 半導体記憶装置
US4897818A (en) * 1983-12-30 1990-01-30 Texas Instruments Incorporated Dual-port memory with inhibited random access during transfer cycles
JPS6167154A (ja) * 1984-09-11 1986-04-07 Fujitsu Ltd 半導体記憶装置
JPS6180597A (ja) * 1984-09-26 1986-04-24 Hitachi Ltd 半導体記憶装置
JPH0652632B2 (ja) * 1985-01-23 1994-07-06 株式会社日立製作所 ダイナミツク型ｒａｍ
JPH079751B2 (ja) * 1985-06-17 1995-02-01 株式会社日立製作所 半導体記憶装置
JPH01205788A (ja) * 1988-02-12 1989-08-18 Toshiba Corp 半導体集積回路
US5150327A (en) * 1988-10-31 1992-09-22 Matsushita Electric Industrial Co., Ltd. Semiconductor memory and video signal processing circuit having the same
KR920000962B1 (ko) * 1989-05-26 1992-01-31 삼성전자 주식회사 반도체 메모리 장치의 데이터 출력단 전압레벨 조절회로
US4998222A (en) * 1989-12-04 1991-03-05 Nec Electronics Inc. Dynamic random access memory with internally gated RAS

Also Published As

Publication number Publication date
JP3316001B2 (ja) 2002-08-19
ATE161999T1 (de) 1998-01-15
KR100292552B1 (ko) 2001-06-01
DE59209095D1 (de) 1998-02-12
JPH05151768A (ja) 1993-06-18
DE4114744C1 (xx) 1992-05-27
US5357469A (en) 1994-10-18
EP0513611B1 (de) 1998-01-07
EP0513611A2 (de) 1992-11-19
EP0513611A3 (xx) 1995-05-17
KR920022290A (ko) 1992-12-19

Similar Documents

Publication Publication Date Title
HK1005492A1 (en) Data transfers method for a semiconductor memory and semiconductor memory to perform such a method
EP0288860A2 (en) Fast flush for a first-in first-out memory
EP0147500A3 (en) Semiconductor memory device
JPS57127989A (en) Mos static type ram
JPS57117027A (en) Signal sending and receiving circuit
TW325567B (en) A memory system with multiplexed input-output port and memory mapping capability and systems and methods using the same
EP0121726A3 (en) Multi-port memory cell and system
TW374172B (en) Semiconductor memory device
EP0186051A3 (en) Integrated semiconductor memory
GB9119222D0 (en) Semiconductor memory device
JPS5562588A (en) Semiconductor memory circuit
JPS56111370A (en) Memory device of facsimile
TW358908B (en) Data processing device
JPS5514588A (en) Semiconductor dynamic memory unit
JPS57127997A (en) Semiconductor integrated storage device
JPS5715533A (en) Logical array circuit possible for write-in
JPS56169287A (en) Static memory
JPS6443891A (en) Semiconductor memory device
JPS5764395A (en) Memory device
EP0230304A3 (en) Content adressable memory
JPS5587381A (en) 1-transistor type mis memory
JPS57105019A (en) Data transfer controlling system
JPS5654677A (en) Associative memory device
JPS6439692A (en) Semiconductor memory device
JPS6419583A (en) Semiconductor memory

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)