GB1525148A - Method of electrically connecting an integrated circuit component to circuitry on a substrate - Google Patents
Method of electrically connecting an integrated circuit component to circuitry on a substrateInfo
- Publication number
- GB1525148A GB1525148A GB5124176A GB5124176A GB1525148A GB 1525148 A GB1525148 A GB 1525148A GB 5124176 A GB5124176 A GB 5124176A GB 5124176 A GB5124176 A GB 5124176A GB 1525148 A GB1525148 A GB 1525148A
- Authority
- GB
- United Kingdom
- Prior art keywords
- substrate
- integrated circuit
- circuitry
- electrically connecting
- circuit component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4827—Materials
- H01L23/4828—Conductive organic material or pastes, e.g. conductive adhesives, inks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
1525148 Integrated circuit assemblies and connections SUWA SEIKOSHA KK 8 Dec 1976 [26 Dec 1975] 51241/76 Headings H1R and H1K An integrated circuit chip has conductive pads formed on each terminal by printing on spots of conductive paste in register with terminals on a flat substrate; the terminals being of gold or de-oxidized aluminium. The chip is pressure bonded to the substrate after which the paste spots are dried and cured. The circuit substrate may define a lead frame, a thick film circuit, or a thin film circuit.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15756575A JPS5279773A (en) | 1975-12-26 | 1975-12-26 | Bonding method of ic |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1525148A true GB1525148A (en) | 1978-09-20 |
Family
ID=15652450
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB5124176A Expired GB1525148A (en) | 1975-12-26 | 1976-12-08 | Method of electrically connecting an integrated circuit component to circuitry on a substrate |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPS5279773A (en) |
DE (1) | DE2658302A1 (en) |
GB (1) | GB1525148A (en) |
HK (1) | HK8681A (en) |
MY (1) | MY8100339A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4442966A (en) * | 1980-10-15 | 1984-04-17 | U.S. Philips Corporation | Method of simultaneously manufacturing multiple electrical connections between two electrical elements |
US4914057A (en) * | 1987-07-16 | 1990-04-03 | Sgs-Thomson Microelectronics S.A. | Contacting method and structure for integrated circuit pads |
US5611140A (en) * | 1989-12-18 | 1997-03-18 | Epoxy Technology, Inc. | Method of forming electrically conductive polymer interconnects on electrical substrates |
US5866951A (en) * | 1990-10-12 | 1999-02-02 | Robert Bosch Gmbh | Hybrid circuit with an electrically conductive adhesive |
US6221752B1 (en) * | 1998-08-20 | 2001-04-24 | United Microelectronics Corp. | Method of mending erosion of bonding pad |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56114302A (en) * | 1980-02-04 | 1981-09-08 | Rte Corp | Arrester block assembly |
JPS609349B2 (en) * | 1980-10-20 | 1985-03-09 | 三菱電機株式会社 | Dynamic random access semiconductor memory device |
US5074947A (en) * | 1989-12-18 | 1991-12-24 | Epoxy Technology, Inc. | Flip chip technology using electrically conductive polymers and dielectrics |
DE4032397A1 (en) * | 1990-10-12 | 1992-04-16 | Bosch Gmbh Robert | METHOD FOR PRODUCING A HYBRID SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE PRODUCED BY THE METHOD |
US6077725A (en) * | 1992-09-03 | 2000-06-20 | Lucent Technologies Inc | Method for assembling multichip modules |
WO1995005675A1 (en) * | 1993-08-17 | 1995-02-23 | Epoxy Technology, Inc. | Method of forming electrically conductive polymer interconnects on electrical substrates |
-
1975
- 1975-12-26 JP JP15756575A patent/JPS5279773A/en active Pending
-
1976
- 1976-12-08 GB GB5124176A patent/GB1525148A/en not_active Expired
- 1976-12-22 DE DE19762658302 patent/DE2658302A1/en not_active Ceased
-
1981
- 1981-03-12 HK HK8681A patent/HK8681A/en unknown
- 1981-12-30 MY MY8100339A patent/MY8100339A/en unknown
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4442966A (en) * | 1980-10-15 | 1984-04-17 | U.S. Philips Corporation | Method of simultaneously manufacturing multiple electrical connections between two electrical elements |
US4914057A (en) * | 1987-07-16 | 1990-04-03 | Sgs-Thomson Microelectronics S.A. | Contacting method and structure for integrated circuit pads |
US5611140A (en) * | 1989-12-18 | 1997-03-18 | Epoxy Technology, Inc. | Method of forming electrically conductive polymer interconnects on electrical substrates |
US5879761A (en) * | 1989-12-18 | 1999-03-09 | Polymer Flip Chip Corporation | Method for forming electrically conductive polymer interconnects on electrical substrates |
US6138348A (en) * | 1989-12-18 | 2000-10-31 | Polymer Flip Chip Corporation | Method of forming electrically conductive polymer interconnects on electrical substrates |
US5866951A (en) * | 1990-10-12 | 1999-02-02 | Robert Bosch Gmbh | Hybrid circuit with an electrically conductive adhesive |
US6221752B1 (en) * | 1998-08-20 | 2001-04-24 | United Microelectronics Corp. | Method of mending erosion of bonding pad |
Also Published As
Publication number | Publication date |
---|---|
DE2658302A1 (en) | 1977-07-07 |
HK8681A (en) | 1981-03-20 |
JPS5279773A (en) | 1977-07-05 |
MY8100339A (en) | 1981-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1276095A (en) | Microcircuits and processes for their manufacture | |
GB1525148A (en) | Method of electrically connecting an integrated circuit component to circuitry on a substrate | |
JPS6428930A (en) | Semiconductor device | |
EP0110382A3 (en) | Display device and process for its production and decal for forming a display panel terminal | |
ES8503196A1 (en) | Integrated circuit module and method of making same. | |
GB1373008A (en) | Electronic components | |
GB1269592A (en) | Sub-element for electronic circuit board | |
US3825801A (en) | Electrical integrated circuit package | |
JPS5779652A (en) | Resin-sealed semiconductor device | |
GB1185857A (en) | Improvements in or relating to Integrated Circuit Assemblies | |
ES394966A1 (en) | Multicircuit hybrid module and method for making | |
JPS5618448A (en) | Composite electronic part | |
JPS54137968A (en) | Method of mounting lead wire and method of assembling microminiature circuit | |
JPS56140633A (en) | Electronic device | |
JPS6450539A (en) | Connection of electronic component and transfer type microlead faceplate used therefor | |
GB1361400A (en) | Method of electrically connecting a semi-conductor chip to a substrate | |
GB1374666A (en) | Assembly comprising a micro electronic package a bus strip and a printed circuit base | |
JPS5789276A (en) | Photo chip element | |
GB1368960A (en) | Soldering electrical components to thick film circuits | |
JPS5359398A (en) | Liquid crystal display panel | |
JPS5552231A (en) | Semiconductor attaching device | |
JPS6424602A (en) | Mounting method for chip type inductor | |
JPS57134943A (en) | Hybrid ic | |
GB1411220A (en) | Method of securing electrical components to members | |
JPS5957495A (en) | Printed circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PE20 | Patent expired after termination of 20 years |
Effective date: 19961207 |