GB1522294A - Semiconductor devices - Google Patents

Semiconductor devices

Info

Publication number
GB1522294A
GB1522294A GB25028/77A GB2502877A GB1522294A GB 1522294 A GB1522294 A GB 1522294A GB 25028/77 A GB25028/77 A GB 25028/77A GB 2502877 A GB2502877 A GB 2502877A GB 1522294 A GB1522294 A GB 1522294A
Authority
GB
United Kingdom
Prior art keywords
fet
depletion
polycrystalline silicon
electrode
gate electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB25028/77A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/702,247 external-priority patent/US4085498A/en
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB1522294A publication Critical patent/GB1522294A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Semiconductor Integrated Circuits (AREA)
GB25028/77A 1976-07-02 1977-06-15 Semiconductor devices Expired GB1522294A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/702,247 US4085498A (en) 1976-02-09 1976-07-02 Fabrication of integrated circuits containing enhancement-mode FETs and depletion-mode FETs with two layers of polycrystalline silicon utilizing five basic pattern delineating steps

Publications (1)

Publication Number Publication Date
GB1522294A true GB1522294A (en) 1978-08-23

Family

ID=24820425

Family Applications (1)

Application Number Title Priority Date Filing Date
GB25028/77A Expired GB1522294A (en) 1976-07-02 1977-06-15 Semiconductor devices

Country Status (5)

Country Link
JP (1) JPS535978A (enrdf_load_stackoverflow)
CA (1) CA1088676A (enrdf_load_stackoverflow)
DE (1) DE2723254A1 (enrdf_load_stackoverflow)
GB (1) GB1522294A (enrdf_load_stackoverflow)
IT (1) IT1113770B (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2199694A (en) * 1986-12-23 1988-07-13 Philips Electronic Associated A method of manufacturing a semiconductor device

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4240092A (en) * 1976-09-13 1980-12-16 Texas Instruments Incorporated Random access memory cell with different capacitor and transistor oxide thickness
CN118398494B (zh) * 2024-06-28 2024-09-27 合肥欧益睿芯科技有限公司 E/D集成的GaAs HEMT器件及其制造方法、电路和电子设备

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2199694A (en) * 1986-12-23 1988-07-13 Philips Electronic Associated A method of manufacturing a semiconductor device

Also Published As

Publication number Publication date
CA1088676A (en) 1980-10-28
JPS535978A (en) 1978-01-19
DE2723254C2 (enrdf_load_stackoverflow) 1987-10-08
JPS5525515B2 (enrdf_load_stackoverflow) 1980-07-07
DE2723254A1 (de) 1978-01-12
IT1113770B (it) 1986-01-20

Similar Documents

Publication Publication Date Title
US4487639A (en) Localized epitaxy for VLSI devices
US4072545A (en) Raised source and drain igfet device fabrication
US4419810A (en) Self-aligned field effect transistor process
EP0083783B1 (en) Fabrication method for integrated circuit structures including field effect transistors of sub-micrometer gate length, and integrated circuit structure fabricated by this method
GB1529298A (en) Self-aligned cmos process for bulk silicon device
GB2120847A (en) Integrated circuit
KR960015739A (ko) 반도체소자의 미세콘택 형성방법
JPS5650535A (en) Manufacture of semiconductor device
GB1522294A (en) Semiconductor devices
KR100232197B1 (ko) 반도체 소자의 제조 방법
US4343079A (en) Self-registering method of manufacturing an insulated gate field-effect transistor
GB1425864A (en) Monolithic semiconductor arrangements
US4288910A (en) Method of manufacturing a semiconductor device
KR100348317B1 (ko) 반도체 소자 및 그 제조방법
JPS6484659A (en) Manufacture of semiconductor device
KR0161737B1 (ko) 모스 전계 효과 트랜지스터의 제조방법
KR0161893B1 (ko) 반도체 소자의 구조 및 제조방법
JP2817226B2 (ja) 半導体装置の製造方法
KR100259586B1 (ko) 반도체장치 제조방법
KR100429857B1 (ko) 펀치쓰루 저지 영역을 갖는 트랜지스터의 제조방법
KR0165381B1 (ko) 고전압용 모스 트랜지스터를 갖는 반도체장치의 제조방법
KR100219530B1 (ko) 더미 패턴 배치 방법 및 형성방법
KR940001506B1 (ko) 모오스 소자 격리 방법
KR0135718B1 (ko) 반도체 소자의 제조방법
KR100460802B1 (ko) 바디-에펙트가개선된씨모스소자및그제조방법

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee