FR2463977A1 - Croisement par dessous pour des circuits integres cmos/sos a densite elevee - Google Patents
Croisement par dessous pour des circuits integres cmos/sos a densite elevee Download PDFInfo
- Publication number
- FR2463977A1 FR2463977A1 FR8018154A FR8018154A FR2463977A1 FR 2463977 A1 FR2463977 A1 FR 2463977A1 FR 8018154 A FR8018154 A FR 8018154A FR 8018154 A FR8018154 A FR 8018154A FR 2463977 A1 FR2463977 A1 FR 2463977A1
- Authority
- FR
- France
- Prior art keywords
- type
- layer
- regions
- crossing
- universal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US6814879A | 1979-08-20 | 1979-08-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2463977A1 true FR2463977A1 (fr) | 1981-02-27 |
| FR2463977B1 FR2463977B1 (enExample) | 1983-02-04 |
Family
ID=22080712
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR8018154A Granted FR2463977A1 (fr) | 1979-08-20 | 1980-08-19 | Croisement par dessous pour des circuits integres cmos/sos a densite elevee |
Country Status (5)
| Country | Link |
|---|---|
| JP (1) | JPS5632770A (enExample) |
| DE (1) | DE3030753A1 (enExample) |
| FR (1) | FR2463977A1 (enExample) |
| GB (1) | GB2056771B (enExample) |
| IT (1) | IT1131790B (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3138950A1 (de) * | 1981-09-30 | 1983-04-14 | Siemens AG, 1000 Berlin und 8000 München | Integrierter halbleiterspeicher |
| JPS61127174A (ja) * | 1984-11-26 | 1986-06-14 | Toshiba Corp | 半導体装置の製造方法 |
| DE19604776A1 (de) * | 1996-02-09 | 1997-08-14 | Siemens Ag | Auftrennbare Verbindungsbrücke (Fuse) und verbindbare Leitungsunterbrechung (Anti-Fuse), sowie Verfahren zur Herstellung und Aktivierung einer Fuse und einer Anti-Fuse |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3443176A (en) * | 1966-03-31 | 1969-05-06 | Ibm | Low resistivity semiconductor underpass connector and fabrication method therefor |
| FR2268361A1 (enExample) * | 1974-04-19 | 1975-11-14 | Rca Corp | |
| DE2531927A1 (de) * | 1974-07-23 | 1976-02-05 | Rca Corp | Polykristallines silizium-widerstandselement fuer integrierte schaltungen |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52139388A (en) * | 1976-05-17 | 1977-11-21 | Matsushita Electric Ind Co Ltd | Mos type semiconductor device |
-
1980
- 1980-07-30 IT IT23809/80A patent/IT1131790B/it active
- 1980-08-06 GB GB8025630A patent/GB2056771B/en not_active Expired
- 1980-08-14 JP JP11227380A patent/JPS5632770A/ja active Granted
- 1980-08-14 DE DE19803030753 patent/DE3030753A1/de not_active Withdrawn
- 1980-08-19 FR FR8018154A patent/FR2463977A1/fr active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3443176A (en) * | 1966-03-31 | 1969-05-06 | Ibm | Low resistivity semiconductor underpass connector and fabrication method therefor |
| FR2268361A1 (enExample) * | 1974-04-19 | 1975-11-14 | Rca Corp | |
| DE2531927A1 (de) * | 1974-07-23 | 1976-02-05 | Rca Corp | Polykristallines silizium-widerstandselement fuer integrierte schaltungen |
Also Published As
| Publication number | Publication date |
|---|---|
| GB2056771A (en) | 1981-03-18 |
| IT1131790B (it) | 1986-06-25 |
| JPS5632770A (en) | 1981-04-02 |
| FR2463977B1 (enExample) | 1983-02-04 |
| GB2056771B (en) | 1983-10-19 |
| IT8023809A0 (it) | 1980-07-30 |
| DE3030753A1 (de) | 1981-03-12 |
| JPH0478011B2 (enExample) | 1992-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0071494B1 (fr) | Procédé de fabrication de transistors bipolaires intégrés de très petites dimensions | |
| US5317197A (en) | Semiconductor device | |
| FR2593640A1 (fr) | Dispositif semi-conducteur monolithique integre comportant des transistors a jonction bipolaire, des transistors cmos et dmos, des diodes a faible fuite et procede pour sa fabrication | |
| FR2530867A1 (fr) | Dispositifs mos a barriere de schottky et leur procede de fabrication | |
| EP0715769B1 (en) | Self-aligned cmos process | |
| JPH088224B2 (ja) | 集積回路のコンタクト及び内部接続線の形成方法 | |
| JPS63288058A (ja) | 絶縁体上半導体集積回路構造を製造する方法 | |
| JPS60226163A (ja) | シヨツトキ−バイポ−ラトランジスタを有するcmos構造を製造する方法 | |
| FR2496983A1 (fr) | Procede de fabrication par auto-alignement d'un dispositif semiconducteur comportant un igfet de dimension tres faible | |
| EP0420748A1 (fr) | Procédé de fabrication d'un circuit intégré MIS haute tension | |
| JPH08222624A (ja) | ゲート接地活性トランジスタによる分離 | |
| FR2598259A1 (fr) | Diode zener enterree et procede de fabrication. | |
| FR2531812A1 (fr) | Dispositif a circuits integres a semiconducteurs du type " bi-cmos-ic " et son procede de fabrication | |
| US5453389A (en) | Defect-free bipolar process | |
| FR2463977A1 (fr) | Croisement par dessous pour des circuits integres cmos/sos a densite elevee | |
| FR2617635A1 (fr) | Procede de contact entre deux couches conductrices ou semi-conductrices deposees sur un substrat | |
| FR2482368A1 (fr) | Operateur logique a injection par le substrat et son procede de fabrication | |
| FR2674372A1 (fr) | Structure d'interconnexion dans un dispositif a semiconducteurs et son procede de fabrication. | |
| FR2496340A1 (fr) | Procede de realisation d'un dispositif semiconducteur, et notamment pour l'isolement d'un circuit integre | |
| US5834368A (en) | Integrated circuit with a metal silicide film uniformly formed | |
| EP1006573A1 (fr) | Procédé de fabrication de circuits intégrés BICMOS sur un substrat CMOS classique | |
| FR2606212A1 (fr) | Procede de fabrication d'un composant bicmos | |
| US4575746A (en) | Crossunders for high density SOS integrated circuits | |
| US3551221A (en) | Method of manufacturing a semiconductor integrated circuit | |
| EP0164292B1 (fr) | Thyristor blocable à gachette d'anode |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |