FR2458144A1 - Structure de passivation d'un affleurement de jonction semi-conductrice et son procede de fabrication - Google Patents

Structure de passivation d'un affleurement de jonction semi-conductrice et son procede de fabrication

Info

Publication number
FR2458144A1
FR2458144A1 FR7913628A FR7913628A FR2458144A1 FR 2458144 A1 FR2458144 A1 FR 2458144A1 FR 7913628 A FR7913628 A FR 7913628A FR 7913628 A FR7913628 A FR 7913628A FR 2458144 A1 FR2458144 A1 FR 2458144A1
Authority
FR
France
Prior art keywords
layer
oxygen
pref
passivation
silica
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7913628A
Other languages
English (en)
Other versions
FR2458144B1 (fr
Inventor
Andre Peyre Lavigne
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Priority to FR7913628A priority Critical patent/FR2458144A1/fr
Publication of FR2458144A1 publication Critical patent/FR2458144A1/fr
Application granted granted Critical
Publication of FR2458144B1 publication Critical patent/FR2458144B1/fr
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3171Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3178Coating or filling in grooves made in the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

LA PRESENTE INVENTION CONCERNE UNE STRUCTURE DE PASSIVATION D'UN AFFLEUREMENT DE JONCTION SEMI-CONDUCTRICE ET SON PROCEDE DE FABRICATION. CETTE STRUCTURE COMPREND UNE PREMIERE COUCHE 3 DE SILICIUM POLYCRISTALIN, UNE DEUXIEME COUCHE 4 DE NITRURE DE SILICIUM, UNE TROISIEME COUCHE 5 D'OXYDE DE SILICIUM, ET UNE QUATRIEME COUCHE 6 CONSTITUEE D'UN VERRE. APPLICATION AUX TRANSISTORS HAUTE TENSION.
FR7913628A 1979-05-29 1979-05-29 Structure de passivation d'un affleurement de jonction semi-conductrice et son procede de fabrication Granted FR2458144A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7913628A FR2458144A1 (fr) 1979-05-29 1979-05-29 Structure de passivation d'un affleurement de jonction semi-conductrice et son procede de fabrication

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7913628A FR2458144A1 (fr) 1979-05-29 1979-05-29 Structure de passivation d'un affleurement de jonction semi-conductrice et son procede de fabrication

Publications (2)

Publication Number Publication Date
FR2458144A1 true FR2458144A1 (fr) 1980-12-26
FR2458144B1 FR2458144B1 (fr) 1983-04-29

Family

ID=9225963

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7913628A Granted FR2458144A1 (fr) 1979-05-29 1979-05-29 Structure de passivation d'un affleurement de jonction semi-conductrice et son procede de fabrication

Country Status (1)

Country Link
FR (1) FR2458144A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL2010635A (en) * 2012-05-08 2013-11-11 Shindengen Electric Mfg Co Method of manufacturing semiconductor device and semiconductor device.
EP2717299A4 (fr) * 2011-05-26 2015-04-08 Shindengen Electric Mfg Composition de verre pour protection de jonction de semi-conducteurs, procédé de production pour dispositif à semi-conducteur et dispositif à semi-conducteur

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103325667A (zh) * 2013-05-20 2013-09-25 扬州中芯晶来半导体制造有限公司 平面可控硅器件芯片终端保护方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2717299A4 (fr) * 2011-05-26 2015-04-08 Shindengen Electric Mfg Composition de verre pour protection de jonction de semi-conducteurs, procédé de production pour dispositif à semi-conducteur et dispositif à semi-conducteur
NL2010635A (en) * 2012-05-08 2013-11-11 Shindengen Electric Mfg Co Method of manufacturing semiconductor device and semiconductor device.
FR2990561A1 (fr) * 2012-05-08 2013-11-15 Shindengen Electric Mfg Procede de fabrication de dispositif semi-conducteur et dispositif semi-conducteur;

Also Published As

Publication number Publication date
FR2458144B1 (fr) 1983-04-29

Similar Documents

Publication Publication Date Title
EP0111774B1 (fr) Procédé de fabrication d'une structure d'isolation d'oxyde encastrée, à bec d'oiseau minimal
KR950034775A (ko) 반도체장치 및 그 제조방법
US5580815A (en) Process for forming field isolation and a structure over a semiconductor substrate
US4282270A (en) Method for forming an insulating film layer of silicon oxynitride on a semiconductor substrate surface
KR880005666A (ko) 선택적으로 산화된 실리콘 기판상에 에피택셜 실리콘 층과 다결정 실리콘 층을 동시에 성장시키는 증착방법
KR900008148B1 (en) Semiconductor device
KR870000767A (ko) 반도체장치 제조방법
JPS5693344A (en) Manufacture of semiconductor device
ES442102A1 (es) Un dispositivo semiconductor.
KR950021138A (ko) 반도체 장치의 제조 방법
FR2458144A1 (fr) Structure de passivation d'un affleurement de jonction semi-conductrice et son procede de fabrication
US3992232A (en) Method of manufacturing semiconductor device having oxide isolation structure and guard ring
JPH0645543A (ja) 半導体ウエル構造形成方法
JPS5659694A (en) Manufacture of thin film
US3690968A (en) Method for forming a field effect device
US20050093053A1 (en) Discontinuous dielectric interface for bipolar transistors
Lucovsky et al. Low-temperature plasma-assisted oxidation of Si: a new approach for creation of device-quality Si SiO2 interfaces with deposited dielectrics for applications in Si MOSFET technologies
Molle et al. Sealed interface local oxidation by rapid thermal nitridation
EP0202718A3 (fr) Procédé de fabrication d'un dispositif semi-conducteur comportant une couche de silicium monocristalline sur un substrat
JPS57134956A (en) Manufacture of semiconductor integrated circuit
KR20000021246A (ko) 중수 또는 중수소를 이용한 반도체 소자용 절연막의 형성방법
JPS554964A (en) Manufacture of mos type semiconductor
JPH0473614B2 (fr)
JPS6411343A (en) Manufacture of semiconductor device
JPS57162339A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
ST Notification of lapse