FR2373831A1 - Systeme de calculateur - Google Patents

Systeme de calculateur

Info

Publication number
FR2373831A1
FR2373831A1 FR7736284A FR7736284A FR2373831A1 FR 2373831 A1 FR2373831 A1 FR 2373831A1 FR 7736284 A FR7736284 A FR 7736284A FR 7736284 A FR7736284 A FR 7736284A FR 2373831 A1 FR2373831 A1 FR 2373831A1
Authority
FR
France
Prior art keywords
word
transmission
traffic
length
bus line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7736284A
Other languages
English (en)
French (fr)
Other versions
FR2373831B1 (ref
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Corp
Original Assignee
Siemens Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Corp filed Critical Siemens Corp
Publication of FR2373831A1 publication Critical patent/FR2373831A1/fr
Application granted granted Critical
Publication of FR2373831B1 publication Critical patent/FR2373831B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Dram (AREA)
FR7736284A 1976-12-10 1977-12-02 Systeme de calculateur Granted FR2373831A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2656086A DE2656086C2 (de) 1976-12-10 1976-12-10 Rechenanlage

Publications (2)

Publication Number Publication Date
FR2373831A1 true FR2373831A1 (fr) 1978-07-07
FR2373831B1 FR2373831B1 (ref) 1980-09-19

Family

ID=5995235

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7736284A Granted FR2373831A1 (fr) 1976-12-10 1977-12-02 Systeme de calculateur

Country Status (7)

Country Link
US (1) US4172283A (ref)
JP (1) JPS5372547A (ref)
BE (1) BE861695A (ref)
DE (1) DE2656086C2 (ref)
FR (1) FR2373831A1 (ref)
GB (1) GB1593988A (ref)
IT (1) IT1088990B (ref)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0023568A3 (en) * 1979-07-30 1981-08-12 International Business Machines Corporation Data interface mechanism for interfacing bit-parallel data buses of different bit width
FR2535506A1 (fr) * 1982-11-01 1984-05-04 Raytheon Co Dispositif d'alignement bidirectionnel de multiplets de donnees pour memoire a acces aleatoire et procede pour sa mise en oeuvre

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4315308A (en) * 1978-12-21 1982-02-09 Intel Corporation Interface between a microprocessor chip and peripheral subsystems
IT1121031B (it) * 1979-09-19 1986-03-26 Olivetti & Co Spa Sistema di elaborazione di dati multiprocessore
JPH0119185B2 (ref) * 1980-02-28 1989-04-10 Intel Corp
DE3104928C2 (de) * 1981-02-11 1985-09-05 Siemens AG, 1000 Berlin und 8000 München Multi-Mikrorechneranlage mit direktem Speicherzugriff
US4583167A (en) * 1981-06-24 1986-04-15 Elevator Gmbh Procedure and apparatus for conveying external and output data to a processor system
GB2117945A (en) * 1982-04-01 1983-10-19 Raytheon Co Memory data transfer
US4530053A (en) * 1983-04-14 1985-07-16 International Business Machines Corporation DMA multimode transfer controls
US6379998B1 (en) * 1986-03-12 2002-04-30 Hitachi, Ltd. Semiconductor device and method for fabricating the same
US5297260A (en) * 1986-03-12 1994-03-22 Hitachi, Ltd. Processor having a plurality of CPUS with one CPU being normally connected to common bus
EP0450052A1 (en) * 1989-10-17 1991-10-09 MITCHELL, Maurice E. A microcomputer with disconnected, open, independent, bimemory architecture
US5202035A (en) * 1990-07-16 1993-04-13 Nalco Chemical Company Liquid aluminum phosphate salt gelling agent
JP3524337B2 (ja) * 1997-07-25 2004-05-10 キヤノン株式会社 バス管理装置及びそれを有する複合機器の制御装置
DE102007028802B4 (de) * 2007-06-22 2010-04-08 Qimonda Ag Integrierte Logikschaltung und Verfahren zum Herstellen einer integrierten Logikschaltung

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2361292A1 (de) * 1973-12-08 1975-06-12 Philips Patentverwaltung Schaltungsanordnung zur uebertragung von daten aus einem speicher in eine rechenanlage

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3343135A (en) * 1964-08-13 1967-09-19 Ibm Compiling circuitry for a highly-parallel computing system
US3593300A (en) * 1967-11-13 1971-07-13 Ibm Arrangement for automatically selecting units for task executions in data processing systems
US3629854A (en) * 1969-07-22 1971-12-21 Burroughs Corp Modular multiprocessor system with recirculating priority
GB1478363A (en) * 1974-07-30 1977-06-29 Mullard Ltd Data transmission systems
CH584488A5 (ref) * 1975-05-05 1977-01-31 Ibm

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2361292A1 (de) * 1973-12-08 1975-06-12 Philips Patentverwaltung Schaltungsanordnung zur uebertragung von daten aus einem speicher in eine rechenanlage

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
EXBK/71 *
NO009668/76 *
NV700/72 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0023568A3 (en) * 1979-07-30 1981-08-12 International Business Machines Corporation Data interface mechanism for interfacing bit-parallel data buses of different bit width
FR2535506A1 (fr) * 1982-11-01 1984-05-04 Raytheon Co Dispositif d'alignement bidirectionnel de multiplets de donnees pour memoire a acces aleatoire et procede pour sa mise en oeuvre

Also Published As

Publication number Publication date
FR2373831B1 (ref) 1980-09-19
BE861695A (fr) 1978-03-31
JPS5372547A (en) 1978-06-28
GB1593988A (en) 1981-07-22
DE2656086C2 (de) 1986-08-28
IT1088990B (it) 1985-06-10
DE2656086A1 (de) 1978-06-22
US4172283A (en) 1979-10-23

Similar Documents

Publication Publication Date Title
FR2373831A1 (fr) Systeme de calculateur
EP0349123A3 (en) Multi-processor computer systems having shared memory and private cache memories
FR2412888A1 (fr) Interface privee antememoire-processeur central dans un ordinateur a bus
FR2431749A1 (fr) Systeme de memoire dynamique comprenant un dispositif pour effectuer les operations de regeneration en parallele avec des operations normales de memorisation
FR2427746A2 (fr) Ensemble de transmission de l'information par multiplexage dans le temps
FR2354595A1 (fr) Systeme calculateur
GB1411882A (en) Methods and apparatus for control of data processing systems
FR2403600A1 (fr) Systeme de calculateur
FR2357002A1 (fr) Dispositif de comparaison d'adresses pour systeme de traitement de donnees
FR2443723A1 (fr) Dispositif de reduction du temps d'acces aux informations contenues dans une memoire d'un systeme de traitement de l'information
FR2436444A1 (fr) Systeme de multitraitement de donnees
EP0309330A3 (en) Access priority control system for main storage for computer
TNSN87107A1 (fr) Procede et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance
Schneider et al. Exposure-based models of trail user crashes at roadway crossings
FR2718868B1 (fr) Procédé de détection d'interblocages dans les systèmes multiprocesseurs à mémoire partagée.
FR2357983A1 (fr) Dispositif de memoire
FR2444299A1 (fr) Dispositif pour l'effacement selectif d'une antememoire
CN111369800A (zh) 让行车辆识别方法和装置
KR840001726A (ko) 키이기억에러 처리시스템
Reeves Classroom notes A tutorial design of a simulation model
SU1711161A2 (ru) Устройство дл приоритетного подключени источников информации к общей магистрали
SU1488815A1 (ru) Устройство для сопряжения источника и приемника информации
KR940015822A (ko) 다중 프로세서 시스템에서 메모리 모듈의 상태변화 시험방법
SU630645A1 (ru) Буферное запомнающее устройство
JPS6214861B2 (ref)

Legal Events

Date Code Title Description
ST Notification of lapse