IT1121031B - Sistema di elaborazione di dati multiprocessore - Google Patents

Sistema di elaborazione di dati multiprocessore

Info

Publication number
IT1121031B
IT1121031B IT68835/79A IT6883579A IT1121031B IT 1121031 B IT1121031 B IT 1121031B IT 68835/79 A IT68835/79 A IT 68835/79A IT 6883579 A IT6883579 A IT 6883579A IT 1121031 B IT1121031 B IT 1121031B
Authority
IT
Italy
Prior art keywords
data processing
processing system
multiprocessor data
multiprocessor
processing
Prior art date
Application number
IT68835/79A
Other languages
English (en)
Other versions
IT7968835A0 (it
Inventor
Alberto Ferdinando
Tos Natale
Original Assignee
Olivetti & Co Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Olivetti & Co Spa filed Critical Olivetti & Co Spa
Priority to IT68835/79A priority Critical patent/IT1121031B/it
Publication of IT7968835A0 publication Critical patent/IT7968835A0/it
Priority to EP80303257A priority patent/EP0026083A1/en
Priority to JP13056380A priority patent/JPS5696358A/ja
Application granted granted Critical
Publication of IT1121031B publication Critical patent/IT1121031B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
IT68835/79A 1979-09-19 1979-09-19 Sistema di elaborazione di dati multiprocessore IT1121031B (it)

Priority Applications (3)

Application Number Priority Date Filing Date Title
IT68835/79A IT1121031B (it) 1979-09-19 1979-09-19 Sistema di elaborazione di dati multiprocessore
EP80303257A EP0026083A1 (en) 1979-09-19 1980-09-16 Multi-processor data processing system
JP13056380A JPS5696358A (en) 1979-09-19 1980-09-19 Multiprocessorrtype data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT68835/79A IT1121031B (it) 1979-09-19 1979-09-19 Sistema di elaborazione di dati multiprocessore

Publications (2)

Publication Number Publication Date
IT7968835A0 IT7968835A0 (it) 1979-09-19
IT1121031B true IT1121031B (it) 1986-03-26

Family

ID=11310692

Family Applications (1)

Application Number Title Priority Date Filing Date
IT68835/79A IT1121031B (it) 1979-09-19 1979-09-19 Sistema di elaborazione di dati multiprocessore

Country Status (3)

Country Link
EP (1) EP0026083A1 (it)
JP (1) JPS5696358A (it)
IT (1) IT1121031B (it)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3241356A1 (de) * 1982-11-09 1984-05-10 Siemens AG, 1000 Berlin und 8000 München Vorrichtung zur mikroprogramm-steuerung eines informationstransfers und verfahren zu ihrem betrieb
US4621341A (en) * 1984-08-24 1986-11-04 Advanced Micro Devices, Inc. Method and apparatus for transferring data in parallel from a smaller to a larger register
US4918597A (en) * 1984-12-14 1990-04-17 Alcatel Usa Corp. Adaptive interface for transferring segmented message between device and microcomputer on line division multiplexed bus
US4965723A (en) * 1987-10-23 1990-10-23 Digital Equipment Corporation Bus data path control scheme
US4910687A (en) * 1987-11-03 1990-03-20 International Business Machines Corporation Bit gating for efficient use of RAMs in variable plane displays
US5142672A (en) * 1987-12-15 1992-08-25 Advanced Micro Devices, Inc. Data transfer controller incorporating direct memory access channels and address mapped input/output windows
JPH01300361A (ja) * 1988-05-28 1989-12-04 Nec Eng Ltd マイクロプロセッサシステム
US5287476A (en) * 1991-06-07 1994-02-15 International Business Machines Corp. Personal computer system with storage controller controlling data transfer
US5465332A (en) * 1992-09-21 1995-11-07 International Business Machines Corporation Selectable 8/16 bit DMA channels for "ISA" bus
US5898857A (en) * 1994-12-13 1999-04-27 International Business Machines Corporation Method and system for interfacing an upgrade processor to a data processing system
JP2007172008A (ja) * 2005-12-19 2007-07-05 Sony Corp 情報処理システム、受信装置、およびプログラム

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1437652A1 (de) * 1965-10-23 1969-10-09 Olympia Buerosysteme Gmbh Einrichtung zum Umsetzen von Code-Kombinationen
US3761697A (en) * 1971-11-17 1973-09-25 Int Standard Electric Corp Data processor interface
US4077034A (en) * 1974-11-04 1978-02-28 Dell Harold R Data compression
DE2555542A1 (de) * 1975-12-10 1977-06-16 Licentia Gmbh Codeumsetzungsschaltung
US4141005A (en) * 1976-11-11 1979-02-20 International Business Machines Corporation Data format converting apparatus for use in a digital data processor
DE2656086C2 (de) * 1976-12-10 1986-08-28 Siemens AG, 1000 Berlin und 8000 München Rechenanlage
DE2732258A1 (de) * 1977-07-16 1979-01-25 Basf Ag Code-umsetzer
GB2021823B (en) * 1978-05-30 1983-04-27 Intel Corp Data transfer system

Also Published As

Publication number Publication date
IT7968835A0 (it) 1979-09-19
EP0026083A1 (en) 1981-04-01
JPS5696358A (en) 1981-08-04

Similar Documents

Publication Publication Date Title
IT1140621B (it) Sistema di elaborazione di dati
IT1165402B (it) Sistema perfezionato di elaborazione dei dati
GB2064839B (en) Multiprocessor data processing system
IT8021908A0 (it) Sistema di memorizzazione seriale per elaboratori di dati.
IT8722666A0 (it) Sistema multiprocessore di elaborazione con multiplazione di dati globali.
DE2920490A1 (de) Datenverarbeitungssystem
DK3879A (da) Databehandlingsanlaeg
IT1206331B (it) Architettura di sistema di elaborazione dati.
ES523749A0 (es) Sistema de proceso de datos.
ES507355A0 (es) Sistema de proceso de datos.
SE7807964L (sv) Databehandlingssystem
SE7804843L (sv) Databehandlingssystem
ES510535A0 (es) Sistema de proceso de datos para el proceso en paralelo.
DK164420C (da) Multiprocessordatamatsystem
ES493800A0 (es) Un sistema de tratamiento de datos perfeccionado
NL7800281A (nl) Gegevensverwerkend stelsel.
IT1121031B (it) Sistema di elaborazione di dati multiprocessore
DK400178A (da) Databehandlingsanlaeg
ES523596A0 (es) Sistema de procesado de datos.
NO780580L (no) Databehandlingssystem.
BR7701178A (pt) Sistema de processamento de dados
BR7701685A (pt) Sistema de processamento de dados
DK3979A (da) Databehandlingsanlaeg
IT1192335B (it) Sistema di elaborazione dati numerici
IT1143695B (it) Sistema di elaborazione di dati registrati