FR2357064A1 - Procede de fabrication de couches implantees d'ions a bords abrupts qui permet de reduire la resistance parasite des fet a barriere de schottky et des transistors bipolaires - Google Patents

Procede de fabrication de couches implantees d'ions a bords abrupts qui permet de reduire la resistance parasite des fet a barriere de schottky et des transistors bipolaires

Info

Publication number
FR2357064A1
FR2357064A1 FR7716064A FR7716064A FR2357064A1 FR 2357064 A1 FR2357064 A1 FR 2357064A1 FR 7716064 A FR7716064 A FR 7716064A FR 7716064 A FR7716064 A FR 7716064A FR 2357064 A1 FR2357064 A1 FR 2357064A1
Authority
FR
France
Prior art keywords
manufacturing
reduces
bipolar transistors
schottky barrier
sharp edges
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7716064A
Other languages
English (en)
Other versions
FR2357064B1 (fr
Inventor
Francisco H De La Moneda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2357064A1 publication Critical patent/FR2357064A1/fr
Application granted granted Critical
Publication of FR2357064B1 publication Critical patent/FR2357064B1/fr
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0272—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers for lift-off processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02118—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/312—Organic layers, e.g. photoresist
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73—Bipolar junction transistors
    • H01L29/732—Vertical transistors
    • H01L29/7322—Vertical transistors having emitter-base and base-collector junctions leaving at the same surface of the body, e.g. planar transistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/812—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/948—Radiation resist
    • Y10S438/951—Lift-off

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Ceramic Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Bipolar Transistors (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Weting (AREA)

Abstract

Procédé de fabrication de transistors. On utilise ici les techniques dites de décollement pour obtenir une couche 30 de blocage d'ions recouvrant l'une des parois en pentes douces d'une ouverture située dans une couche de SiO2 déposée sur un substrat semi-conducteur 2. Soumettant ensuite l'élément ainsi obtenu, à une implantation ionique, on obtient une couche uniforme 34 dont l'un des bords, 38, est abrupt, l'autre, 36, en pente douce. Fabrication de semi-conducteurs.
FR7716064A 1976-06-30 1977-05-18 Procede de fabrication de couches implantees d'ions a bords abrupts qui permet de reduire la resistance parasite des fet a barriere de schottky et des transistors bipolaires Granted FR2357064A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/701,375 US4029522A (en) 1976-06-30 1976-06-30 Method to fabricate ion-implanted layers with abrupt edges to reduce the parasitic resistance of Schottky barrier fets and bipolar transistors

Publications (2)

Publication Number Publication Date
FR2357064A1 true FR2357064A1 (fr) 1978-01-27
FR2357064B1 FR2357064B1 (fr) 1980-02-08

Family

ID=24817109

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7716064A Granted FR2357064A1 (fr) 1976-06-30 1977-05-18 Procede de fabrication de couches implantees d'ions a bords abrupts qui permet de reduire la resistance parasite des fet a barriere de schottky et des transistors bipolaires

Country Status (5)

Country Link
US (1) US4029522A (fr)
JP (1) JPS533782A (fr)
DE (1) DE2725095C2 (fr)
FR (1) FR2357064A1 (fr)
GB (1) GB1521670A (fr)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6042626B2 (ja) * 1976-05-18 1985-09-24 松下電器産業株式会社 半導体装置の製造方法
DE2631873C2 (de) * 1976-07-15 1986-07-31 Siemens AG, 1000 Berlin und 8000 München Verfahren zur Herstellung eines Halbleiterbauelements mit einem Schottky-Kontakt auf einem zu einem anderen Bereich justierten Gatebereich und mit kleinem Serienwiderstand
US4202002A (en) * 1977-01-19 1980-05-06 International Business Machines Corporation Ion-implanted layers with abrupt edges
US4113516A (en) * 1977-01-28 1978-09-12 Rca Corporation Method of forming a curved implanted region in a semiconductor body
US4156879A (en) * 1977-02-07 1979-05-29 Hughes Aircraft Company Passivated V-gate GaAs field-effect transistor
DE2706623A1 (de) * 1977-02-16 1978-08-17 Siemens Ag Mis-fet fuer hohe source-drain-spannungen
US4128439A (en) * 1977-08-01 1978-12-05 International Business Machines Corporation Method for forming self-aligned field effect device by ion implantation and outdiffusion
US4217599A (en) * 1977-12-21 1980-08-12 Tektronix, Inc. Narrow channel MOS devices and method of manufacturing
US4454524A (en) * 1978-03-06 1984-06-12 Ncr Corporation Device having implantation for controlling gate parasitic action
US4253229A (en) * 1978-04-27 1981-03-03 Xerox Corporation Self-aligned narrow gate MESFET process
GB2024504B (en) * 1978-06-29 1982-10-20 Philips Electronic Associated Manufacture of integrated circuits
US4222164A (en) * 1978-12-29 1980-09-16 International Business Machines Corporation Method of fabrication of self-aligned metal-semiconductor field effect transistors
FR2462781A1 (fr) * 1979-07-27 1981-02-13 Thomson Csf Transistor a effet de champ a grille schottky autoalignee et son procede de fabrication
US4261761A (en) * 1979-09-04 1981-04-14 Tektronix, Inc. Method of manufacturing sub-micron channel width MOS transistor
US4386628A (en) * 1980-11-20 1983-06-07 Pro-Tech Advisory Services Limited Maintenance lining of passageways
DE3115029A1 (de) * 1981-04-14 1982-11-04 Deutsche Itt Industries Gmbh, 7800 Freiburg "verfahren zur herstellung eines integrierten bipolaren planartransistors"
US4536945A (en) * 1983-11-02 1985-08-27 National Semiconductor Corporation Process for producing CMOS structures with Schottky bipolar transistors
DE3402653A1 (de) * 1984-01-26 1985-08-01 Siemens AG, 1000 Berlin und 8000 München Verfahren zur herstellung speziell dotierter bereiche in halbleitermaterial
US5672522A (en) * 1996-03-05 1997-09-30 Trw Inc. Method for making selective subcollector heterojunction bipolar transistors
US6939768B2 (en) * 2003-04-01 2005-09-06 Macronix International Co., Ltd. Method of forming self-aligned contacts

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3413531A (en) * 1966-09-06 1968-11-26 Ion Physics Corp High frequency field effect transistor
US3431150A (en) * 1966-10-07 1969-03-04 Us Air Force Process for implanting grids in semiconductor devices
US3852119A (en) * 1972-11-14 1974-12-03 Texas Instruments Inc Metal-insulator-semiconductor structures having reduced junction capacitance and method of fabrication

Also Published As

Publication number Publication date
GB1521670A (en) 1978-08-16
DE2725095A1 (de) 1978-01-12
DE2725095C2 (de) 1986-03-13
JPS613093B2 (fr) 1986-01-30
FR2357064B1 (fr) 1980-02-08
US4029522A (en) 1977-06-14
JPS533782A (en) 1978-01-13

Similar Documents

Publication Publication Date Title
FR2357064A1 (fr) Procede de fabrication de couches implantees d'ions a bords abrupts qui permet de reduire la resistance parasite des fet a barriere de schottky et des transistors bipolaires
US3590471A (en) Fabrication of insulated gate field-effect transistors involving ion implantation
US4383883A (en) Method for fabricating semiconductor device
JPS6046074A (ja) 電界効果トランジスタの製造方法
JPH03114233A (ja) 半導体装置およびその製造方法
JPH027471A (ja) ポリシリコンショットキーダイオード
US5128277A (en) Conductivity modulation type semiconductor device and method for manufacturing the same
JPS6441282A (en) Method of depositing superconducting oxide material thin layer
FR2443744A1 (fr) Procede de fabrication d'un transistor a effet de champ a porte a barriere de schottky
JPS5623781A (en) Semiconductor device
CA2051778A1 (fr) Methode de fabrication d'un dispositif supraconducteur a couche d'oxyde supraconducteur d'epaisseur reduite, et dispositif supraconducteur ainsi fabrique
US4786614A (en) Method of fabricating a high voltage semiconductor device having a pair of V-shaped isolation grooves
JPS62156876A (ja) 半導体装置
JP2645663B2 (ja) 薄膜半導体装置とその製造方法
JPS64767A (en) Thin film transistor
JP3162086B2 (ja) トランジスタ及びその製造方法
JPS60224261A (ja) 半導体記憶装置
JPS6167274A (ja) 半導体装置の製造方法
JPH0254938A (ja) ３−５族化合物半導体電界効果トランジスタの製法
JPS58153375A (ja) 半導体素子の製造方法
JPS6185853A (ja) 半導体装置
JPS648644A (en) Manufacture of semiconductor device
JPS6222462B2 (fr)
JPH01133381A (ja) 超電導トランジスタ
JPS60130865A (ja) 半導体装置

Legal Events

Date Code Title Description
ST Notification of lapse