FI97002B - Suora FIR-suodatin, menetelmä pistetulon laskemiseksi FIR-suodattimessa ja menetelmä suoran FIR-suodattimen suunnittelemiseksi - Google Patents
Suora FIR-suodatin, menetelmä pistetulon laskemiseksi FIR-suodattimessa ja menetelmä suoran FIR-suodattimen suunnittelemiseksiInfo
- Publication number
- FI97002B FI97002B FI935709A FI935709A FI97002B FI 97002 B FI97002 B FI 97002B FI 935709 A FI935709 A FI 935709A FI 935709 A FI935709 A FI 935709A FI 97002 B FI97002 B FI 97002B
- Authority
- FI
- Finland
- Prior art keywords
- fir filter
- scalar product
- direct
- pct
- bit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Data Mining & Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Algebra (AREA)
- Mathematical Optimization (AREA)
- Computational Mathematics (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Analysis (AREA)
- Complex Calculations (AREA)
- Filters That Use Time-Delay Elements (AREA)
- Networks Using Active Elements (AREA)
- Control Of Motors That Do Not Use Commutators (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Reverberation, Karaoke And Other Acoustics (AREA)
Priority Applications (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FI935709A FI97002C (fi) | 1993-12-17 | 1993-12-17 | Suora FIR-suodatin, menetelmä pistetulon laskemiseksi FIR-suodattimessa ja menetelmä suoran FIR-suodattimen suunnittelemiseksi |
| US08/505,257 US6131105A (en) | 1993-12-17 | 1994-12-16 | Calculation of a scalar product in a direct-type FIR filter |
| PCT/FI1994/000568 WO1995017708A2 (en) | 1993-12-17 | 1994-12-16 | Calculation of a scalar product in a direct-type fir filter |
| DE69421073T DE69421073T2 (de) | 1993-12-17 | 1994-12-16 | Berechnung eines skalarprodukts in einem direkten nichtrekursiven filter |
| AT95903364T ATE185458T1 (de) | 1993-12-17 | 1994-12-16 | Berechnung eines skalarprodukts in einem direkten nichtrekursiven filter |
| KR1019950703435A KR960701409A (ko) | 1993-12-17 | 1994-12-16 | 직접형 유한 임펄스 응답 필터 및 이 필터에서 스칼라 적을 계산하는 방법 |
| EP95903364A EP0685127B1 (en) | 1993-12-17 | 1994-12-16 | Calculation of a scalar product in a direct-type fir filter |
| JP7517215A JPH08506953A (ja) | 1993-12-17 | 1994-12-16 | ダイレクト型firフィルタにおけるスカラ積の計算 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FI935709A FI97002C (fi) | 1993-12-17 | 1993-12-17 | Suora FIR-suodatin, menetelmä pistetulon laskemiseksi FIR-suodattimessa ja menetelmä suoran FIR-suodattimen suunnittelemiseksi |
| FI935709 | 1993-12-17 |
Publications (4)
| Publication Number | Publication Date |
|---|---|
| FI935709A0 FI935709A0 (fi) | 1993-12-17 |
| FI935709A7 FI935709A7 (fi) | 1995-06-18 |
| FI97002B true FI97002B (fi) | 1996-06-14 |
| FI97002C FI97002C (fi) | 1996-09-25 |
Family
ID=8539143
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FI935709A FI97002C (fi) | 1993-12-17 | 1993-12-17 | Suora FIR-suodatin, menetelmä pistetulon laskemiseksi FIR-suodattimessa ja menetelmä suoran FIR-suodattimen suunnittelemiseksi |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6131105A (fi) |
| EP (1) | EP0685127B1 (fi) |
| JP (1) | JPH08506953A (fi) |
| KR (1) | KR960701409A (fi) |
| AT (1) | ATE185458T1 (fi) |
| DE (1) | DE69421073T2 (fi) |
| FI (1) | FI97002C (fi) |
| WO (1) | WO1995017708A2 (fi) |
Families Citing this family (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19613732B4 (de) * | 1996-03-29 | 2004-01-29 | Siemens Ag | Verfahren zum Erzeugen eines einer elektrischen Blindleistung proportionalen Meßsignals |
| EP1129521B1 (en) * | 1998-11-09 | 2005-06-01 | Broadcom Corporation | Fir filter structure with low latency for gigabit ethernet applications |
| US6718355B2 (en) * | 2001-02-05 | 2004-04-06 | Conexant Systems, Inc. | Systems and methods for a partial sum digital fir filter |
| US7986932B1 (en) | 2002-11-19 | 2011-07-26 | National Semiconductor Corporation | Fixed point FIR filter with adaptive truncation and clipping and wireless mobile station using same |
| US7480690B2 (en) | 2003-12-29 | 2009-01-20 | Xilinx, Inc. | Arithmetic circuit with multiplexed addend inputs |
| US7472155B2 (en) | 2003-12-29 | 2008-12-30 | Xilinx, Inc. | Programmable logic device with cascading DSP slices |
| US7467175B2 (en) * | 2003-12-29 | 2008-12-16 | Xilinx, Inc. | Programmable logic device with pipelined DSP slices |
| US7849119B2 (en) | 2003-12-29 | 2010-12-07 | Xilinx, Inc. | Digital signal processing circuit having a pattern detector circuit |
| US7860915B2 (en) | 2003-12-29 | 2010-12-28 | Xilinx, Inc. | Digital signal processing circuit having a pattern circuit for determining termination conditions |
| US7853634B2 (en) | 2003-12-29 | 2010-12-14 | Xilinx, Inc. | Digital signal processing circuit having a SIMD circuit |
| US7567997B2 (en) * | 2003-12-29 | 2009-07-28 | Xilinx, Inc. | Applications of cascading DSP slices |
| US7870182B2 (en) | 2003-12-29 | 2011-01-11 | Xilinx Inc. | Digital signal processing circuit having an adder circuit with carry-outs |
| US8495122B2 (en) | 2003-12-29 | 2013-07-23 | Xilinx, Inc. | Programmable device with dynamic DSP architecture |
| US7840627B2 (en) | 2003-12-29 | 2010-11-23 | Xilinx, Inc. | Digital signal processing circuit having input register blocks |
| US7840630B2 (en) * | 2003-12-29 | 2010-11-23 | Xilinx, Inc. | Arithmetic logic unit circuit |
| US7853636B2 (en) | 2003-12-29 | 2010-12-14 | Xilinx, Inc. | Digital signal processing circuit having a pattern detector circuit for convergent rounding |
| US7865542B2 (en) | 2003-12-29 | 2011-01-04 | Xilinx, Inc. | Digital signal processing block having a wide multiplexer |
| US7853632B2 (en) | 2003-12-29 | 2010-12-14 | Xilinx, Inc. | Architectural floorplan for a digital signal processing circuit |
| US7882165B2 (en) | 2003-12-29 | 2011-02-01 | Xilinx, Inc. | Digital signal processing element having an arithmetic logic unit |
| US7844653B2 (en) | 2003-12-29 | 2010-11-30 | Xilinx, Inc. | Digital signal processing circuit having a pre-adder circuit |
| US7744793B2 (en) | 2005-09-06 | 2010-06-29 | Lemaire Alexander B | Apparatus and method for growing fullerene nanotube forests, and forming nanotube films, threads and composite structures therefrom |
| CN101242168B (zh) * | 2008-03-06 | 2010-06-02 | 清华大学 | 一种fir数字滤波器直接型实现方法及实现装置 |
| CN101360087B (zh) * | 2008-09-18 | 2010-09-29 | 清华大学 | 基带成形srrc数字滤波器的低复杂度实现装置及方法 |
| US8543635B2 (en) | 2009-01-27 | 2013-09-24 | Xilinx, Inc. | Digital signal processing block with preadder stage |
| US8479133B2 (en) | 2009-01-27 | 2013-07-02 | Xilinx, Inc. | Method of and circuit for implementing a filter in an integrated circuit |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2301870A1 (fr) * | 1975-02-19 | 1976-09-17 | Majos Jacques | Circuit multiplicateur a fort debit numerique notamment pour filtre numerique |
| US3979701A (en) * | 1975-06-17 | 1976-09-07 | Communications Satellite Corporation (Comsat) | Non-recursive digital filter employing simple coefficients |
| GB2075299B (en) * | 1980-04-22 | 1983-10-19 | Casio Computer Co Ltd | Digital filter device |
| US5042026A (en) * | 1987-03-03 | 1991-08-20 | Nec Corporation | Circuit for cancelling whole or part of a waveform using nonrecursive and recursive filters |
| JP2639543B2 (ja) * | 1987-12-02 | 1997-08-13 | 日本ビクター株式会社 | デジタル・フィルタ装置 |
| DE3841268A1 (de) * | 1988-12-08 | 1990-06-13 | Thomson Brandt Gmbh | Digitales filter |
| JPH02222317A (ja) * | 1989-02-23 | 1990-09-05 | Lsi Rojitsuku Kk | デジタルフィルタ |
| JPH0834406B2 (ja) * | 1990-06-28 | 1996-03-29 | 株式会社東芝 | 入力加重形トランスバーサルフィルタ |
| US5481316A (en) * | 1990-11-05 | 1996-01-02 | Samsung Electronics Co., Ltd. | System, apparatus and method for canceling televison ghost signals |
| GB9301704D0 (en) * | 1993-01-28 | 1993-03-17 | Signal Processors Ltd | New digital modem design techniques |
| FI96256C (fi) * | 1993-04-05 | 1996-05-27 | Tapio Antero Saramaeki | Menetelmä ja järjestely transponoidussa digitaalisessa FIR-suodattimessa binäärisen sisääntulosignaalin kertomiseksi tappikertoimilla sekä menetelmä transponoidun digitaalisen suodattimen suunnittelemiseksi |
| JP3203454B2 (ja) * | 1993-08-26 | 2001-08-27 | 日本プレシジョン・サーキッツ株式会社 | 乗算器 |
| US5383145A (en) * | 1993-10-14 | 1995-01-17 | Matsushita Electric Industrial Co., Ltd. | Digital filter and digital signal processing system |
-
1993
- 1993-12-17 FI FI935709A patent/FI97002C/fi active IP Right Grant
-
1994
- 1994-12-16 EP EP95903364A patent/EP0685127B1/en not_active Expired - Lifetime
- 1994-12-16 AT AT95903364T patent/ATE185458T1/de not_active IP Right Cessation
- 1994-12-16 JP JP7517215A patent/JPH08506953A/ja active Pending
- 1994-12-16 WO PCT/FI1994/000568 patent/WO1995017708A2/en not_active Ceased
- 1994-12-16 DE DE69421073T patent/DE69421073T2/de not_active Expired - Fee Related
- 1994-12-16 KR KR1019950703435A patent/KR960701409A/ko not_active Abandoned
- 1994-12-16 US US08/505,257 patent/US6131105A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| KR960701409A (ko) | 1996-02-24 |
| DE69421073D1 (de) | 1999-11-11 |
| FI935709A0 (fi) | 1993-12-17 |
| FI935709A7 (fi) | 1995-06-18 |
| EP0685127B1 (en) | 1999-10-06 |
| EP0685127A1 (en) | 1995-12-06 |
| ATE185458T1 (de) | 1999-10-15 |
| US6131105A (en) | 2000-10-10 |
| WO1995017708A3 (en) | 1995-07-20 |
| WO1995017708A2 (en) | 1995-06-29 |
| FI97002C (fi) | 1996-09-25 |
| JPH08506953A (ja) | 1996-07-23 |
| DE69421073T2 (de) | 2000-02-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| FI97002B (fi) | Suora FIR-suodatin, menetelmä pistetulon laskemiseksi FIR-suodattimessa ja menetelmä suoran FIR-suodattimen suunnittelemiseksi | |
| Babuš et al. | The h‐p version of the finite element method for parabolic equations. II. The h‐p version in time | |
| JPS5834615A (ja) | Iirデイジタルフイルタ | |
| FI96256C (fi) | Menetelmä ja järjestely transponoidussa digitaalisessa FIR-suodattimessa binäärisen sisääntulosignaalin kertomiseksi tappikertoimilla sekä menetelmä transponoidun digitaalisen suodattimen suunnittelemiseksi | |
| EP0862110A2 (en) | Wallace-tree multipliers using half and full adders | |
| US8090013B2 (en) | Method and system of providing a high speed Tomlinson-Harashima Precoder | |
| US5103419A (en) | Circuit for calculating the sum of products of data | |
| EP0308501A1 (en) | Digital adaptive filter | |
| JPS6145622A (ja) | 信号処理装置 | |
| CA2071255A1 (en) | Arithmetic circuit | |
| JPH0458608A (ja) | 入力加重形トランスバーサルフィルタ | |
| JP2538633B2 (ja) | 適応フィルタ | |
| JPH06181424A (ja) | ディジタルフィルタシステム | |
| Beaumont-Smith et al. | A VLSI chip implementation of an A/D converter error table compensator | |
| JPS60254372A (ja) | 積和演算装置 | |
| JPH036690B2 (fi) | ||
| Chen et al. | A new higher-order cumulant-based criterion for adaptive interference canceling | |
| JPH06152330A (ja) | ディジタルフィルター | |
| Preethi et al. | VLSI Implementation of Fixed-Point LMS Adaptive Filter with Low Adaptation Delay | |
| JP2629731B2 (ja) | 積和演算回路 | |
| KR100362396B1 (ko) | 시분할 다중 방식을 이용한 판단 반송 등화기용 필터 | |
| JPS61150034A (ja) | 演算処理方式 | |
| SU959266A1 (ru) | Рекурсивный режекторный фильтр | |
| JPS5911445A (ja) | 乗算器 | |
| JPS5853218A (ja) | デイジタル・フイルタ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FG | Patent granted |
Owner name: PAJARRE, EERO JUHANI |
|
| BB | Publication of examined application |