DE69421073D1 - Berechnung eines skalarprodukts in einem direkten nichtrekursiven filter - Google Patents

Berechnung eines skalarprodukts in einem direkten nichtrekursiven filter

Info

Publication number
DE69421073D1
DE69421073D1 DE69421073T DE69421073T DE69421073D1 DE 69421073 D1 DE69421073 D1 DE 69421073D1 DE 69421073 T DE69421073 T DE 69421073T DE 69421073 T DE69421073 T DE 69421073T DE 69421073 D1 DE69421073 D1 DE 69421073D1
Authority
DE
Germany
Prior art keywords
scalar product
pct
bit
delay line
fir filter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69421073T
Other languages
English (en)
Other versions
DE69421073T2 (de
Inventor
Eero Pajarre
Ville Eerola
Tapio Samaraeki
Tapani Ritoniemi
Timo Husu
Seppo Ingalsuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tritech Microelectronics Ltd
Original Assignee
Tritech Microelectronics Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tritech Microelectronics Ltd filed Critical Tritech Microelectronics Ltd
Publication of DE69421073D1 publication Critical patent/DE69421073D1/de
Application granted granted Critical
Publication of DE69421073T2 publication Critical patent/DE69421073T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/06—Non-recursive filters

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Data Mining & Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Algebra (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Complex Calculations (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Networks Using Active Elements (AREA)
  • Control Of Motors That Do Not Use Commutators (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Reverberation, Karaoke And Other Acoustics (AREA)
DE69421073T 1993-12-17 1994-12-16 Berechnung eines skalarprodukts in einem direkten nichtrekursiven filter Expired - Fee Related DE69421073T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI935709A FI97002C (fi) 1993-12-17 1993-12-17 Suora FIR-suodatin, menetelmä pistetulon laskemiseksi FIR-suodattimessa ja menetelmä suoran FIR-suodattimen suunnittelemiseksi
PCT/FI1994/000568 WO1995017708A2 (en) 1993-12-17 1994-12-16 Calculation of a scalar product in a direct-type fir filter

Publications (2)

Publication Number Publication Date
DE69421073D1 true DE69421073D1 (de) 1999-11-11
DE69421073T2 DE69421073T2 (de) 2000-02-03

Family

ID=8539143

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69421073T Expired - Fee Related DE69421073T2 (de) 1993-12-17 1994-12-16 Berechnung eines skalarprodukts in einem direkten nichtrekursiven filter

Country Status (8)

Country Link
US (1) US6131105A (de)
EP (1) EP0685127B1 (de)
JP (1) JPH08506953A (de)
KR (1) KR960701409A (de)
AT (1) ATE185458T1 (de)
DE (1) DE69421073T2 (de)
FI (1) FI97002C (de)
WO (1) WO1995017708A2 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19613732B4 (de) * 1996-03-29 2004-01-29 Siemens Ag Verfahren zum Erzeugen eines einer elektrischen Blindleistung proportionalen Meßsignals
DE69925628T2 (de) * 1998-11-09 2006-04-27 Broadcom Corp., Irvine Fir-filterstruktur mit geringer latenzzeit, zur andwendung bei gigabit-ethernet
US6718355B2 (en) * 2001-02-05 2004-04-06 Conexant Systems, Inc. Systems and methods for a partial sum digital fir filter
US7986932B1 (en) 2002-11-19 2011-07-26 National Semiconductor Corporation Fixed point FIR filter with adaptive truncation and clipping and wireless mobile station using same
US7860915B2 (en) 2003-12-29 2010-12-28 Xilinx, Inc. Digital signal processing circuit having a pattern circuit for determining termination conditions
US7865542B2 (en) 2003-12-29 2011-01-04 Xilinx, Inc. Digital signal processing block having a wide multiplexer
US7882165B2 (en) 2003-12-29 2011-02-01 Xilinx, Inc. Digital signal processing element having an arithmetic logic unit
US8495122B2 (en) 2003-12-29 2013-07-23 Xilinx, Inc. Programmable device with dynamic DSP architecture
US7840630B2 (en) * 2003-12-29 2010-11-23 Xilinx, Inc. Arithmetic logic unit circuit
US7480690B2 (en) 2003-12-29 2009-01-20 Xilinx, Inc. Arithmetic circuit with multiplexed addend inputs
US7870182B2 (en) 2003-12-29 2011-01-11 Xilinx Inc. Digital signal processing circuit having an adder circuit with carry-outs
US7844653B2 (en) 2003-12-29 2010-11-30 Xilinx, Inc. Digital signal processing circuit having a pre-adder circuit
US7840627B2 (en) 2003-12-29 2010-11-23 Xilinx, Inc. Digital signal processing circuit having input register blocks
US7567997B2 (en) * 2003-12-29 2009-07-28 Xilinx, Inc. Applications of cascading DSP slices
US7853634B2 (en) 2003-12-29 2010-12-14 Xilinx, Inc. Digital signal processing circuit having a SIMD circuit
US7467175B2 (en) * 2003-12-29 2008-12-16 Xilinx, Inc. Programmable logic device with pipelined DSP slices
US7853632B2 (en) 2003-12-29 2010-12-14 Xilinx, Inc. Architectural floorplan for a digital signal processing circuit
US7472155B2 (en) 2003-12-29 2008-12-30 Xilinx, Inc. Programmable logic device with cascading DSP slices
US7853636B2 (en) 2003-12-29 2010-12-14 Xilinx, Inc. Digital signal processing circuit having a pattern detector circuit for convergent rounding
US7849119B2 (en) 2003-12-29 2010-12-07 Xilinx, Inc. Digital signal processing circuit having a pattern detector circuit
US7744793B2 (en) 2005-09-06 2010-06-29 Lemaire Alexander B Apparatus and method for growing fullerene nanotube forests, and forming nanotube films, threads and composite structures therefrom
CN101242168B (zh) * 2008-03-06 2010-06-02 清华大学 一种fir数字滤波器直接型实现方法及实现装置
CN101360087B (zh) * 2008-09-18 2010-09-29 清华大学 基带成形srrc数字滤波器的低复杂度实现装置及方法
US8479133B2 (en) 2009-01-27 2013-07-02 Xilinx, Inc. Method of and circuit for implementing a filter in an integrated circuit
US8543635B2 (en) 2009-01-27 2013-09-24 Xilinx, Inc. Digital signal processing block with preadder stage

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2301870A1 (fr) * 1975-02-19 1976-09-17 Majos Jacques Circuit multiplicateur a fort debit numerique notamment pour filtre numerique
US3979701A (en) * 1975-06-17 1976-09-07 Communications Satellite Corporation (Comsat) Non-recursive digital filter employing simple coefficients
GB2075299B (en) * 1980-04-22 1983-10-19 Casio Computer Co Ltd Digital filter device
US5042026A (en) * 1987-03-03 1991-08-20 Nec Corporation Circuit for cancelling whole or part of a waveform using nonrecursive and recursive filters
JP2639543B2 (ja) * 1987-12-02 1997-08-13 日本ビクター株式会社 デジタル・フィルタ装置
DE3841268A1 (de) * 1988-12-08 1990-06-13 Thomson Brandt Gmbh Digitales filter
JPH02222317A (ja) * 1989-02-23 1990-09-05 Lsi Rojitsuku Kk デジタルフィルタ
JPH0834406B2 (ja) * 1990-06-28 1996-03-29 株式会社東芝 入力加重形トランスバーサルフィルタ
US5481316A (en) * 1990-11-05 1996-01-02 Samsung Electronics Co., Ltd. System, apparatus and method for canceling televison ghost signals
GB9301704D0 (en) * 1993-01-28 1993-03-17 Signal Processors Ltd New digital modem design techniques
FI96256C (fi) * 1993-04-05 1996-05-27 Tapio Antero Saramaeki Menetelmä ja järjestely transponoidussa digitaalisessa FIR-suodattimessa binäärisen sisääntulosignaalin kertomiseksi tappikertoimilla sekä menetelmä transponoidun digitaalisen suodattimen suunnittelemiseksi
JP3203454B2 (ja) * 1993-08-26 2001-08-27 日本プレシジョン・サーキッツ株式会社 乗算器
US5383145A (en) * 1993-10-14 1995-01-17 Matsushita Electric Industrial Co., Ltd. Digital filter and digital signal processing system

Also Published As

Publication number Publication date
FI935709A0 (fi) 1993-12-17
US6131105A (en) 2000-10-10
FI935709A (fi) 1995-06-18
KR960701409A (ko) 1996-02-24
FI97002C (fi) 1996-09-25
EP0685127B1 (de) 1999-10-06
FI97002B (fi) 1996-06-14
WO1995017708A2 (en) 1995-06-29
EP0685127A1 (de) 1995-12-06
WO1995017708A3 (en) 1995-07-20
ATE185458T1 (de) 1999-10-15
JPH08506953A (ja) 1996-07-23
DE69421073T2 (de) 2000-02-03

Similar Documents

Publication Publication Date Title
DE69421073D1 (de) Berechnung eines skalarprodukts in einem direkten nichtrekursiven filter
US4430721A (en) Arithmetic circuits for digital filters
US4843581A (en) Digital signal processor architecture
Babuš et al. The h‐p version of the finite element method for parabolic equations. II. The h‐p version in time
Tseng et al. Identification of cubic systems using higher order moments of iid signals
CA2229157A1 (en) Wallace-tree multipliers using half and full adders
US5388081A (en) Two-dimensional noise shaping filter circuit
JP3297880B2 (ja) Ｉｉｒディジタル・フィルタ
US4695970A (en) Linear predictive coding technique with interleaved sequence digital lattice filter
Beraldin et al. Overflow analysis of a fixed-point implementation of the Goertzel algorithm
US4686644A (en) Linear predictive coding technique with symmetrical calculation of Y-and B-values
US4796216A (en) Linear predictive coding technique with one multiplication step per stage
JPH0449419A (ja) 係数乗算回路
Abdel-Raheem et al. Systolic implementation of FIR decimators and interpolators
Singh et al. High performance VLSI architecture for wave digital filtering
GB2230627A (en) Recursive processor for multiplication
US6003055A (en) Digital filter interpolation circuit
JPS60254372A (ja) 積和演算装置
JP2864597B2 (ja) ディジタル演算回路
Lavry Understanding FIR (Finite Impulse Response) Filters-An Intuitive Approach
Bull et al. A carry save architecture for primitive operator digital filters
Jaiswal et al. Performance evaluation of digital and RNS based filter for fast DSP processors
JPH036690B2 (de)
JPH06152330A (ja) ディジタルフィルター
Sue et al. Distributed arithmetic based recursive digital filter designs for high throughput applications

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee