FI915365A - Anordningar foer behandling av viterbis algoritm. - Google Patents

Anordningar foer behandling av viterbis algoritm. Download PDF

Info

Publication number
FI915365A
FI915365A FI915365A FI915365A FI915365A FI 915365 A FI915365 A FI 915365A FI 915365 A FI915365 A FI 915365A FI 915365 A FI915365 A FI 915365A FI 915365 A FI915365 A FI 915365A
Authority
FI
Finland
Prior art keywords
metr
states
string
value
bit
Prior art date
Application number
FI915365A
Other languages
English (en)
Other versions
FI105429B (fi
FI915365A0 (fi
Inventor
Lydie Desperben
Luc Dartois
Emmanuel Rousseau
Original Assignee
Alcatel Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Nv filed Critical Alcatel Nv
Publication of FI915365A0 publication Critical patent/FI915365A0/fi
Publication of FI915365A publication Critical patent/FI915365A/fi
Application granted granted Critical
Publication of FI105429B publication Critical patent/FI105429B/fi

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6569—Implementation on processors, e.g. DSPs, or software implementations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Artificial Intelligence (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Error Detection And Correction (AREA)
  • Non-Silver Salt Photosensitive Materials And Non-Silver Salt Photography (AREA)
  • Photoreceptors In Electrophotography (AREA)
  • Magnetic Resonance Imaging Apparatus (AREA)
  • Communication Control (AREA)
  • Compression Of Band Width Or Redundancy In Fax (AREA)
  • Detection And Correction Of Errors (AREA)
  • Electrotherapy Devices (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
FI915365A 1990-11-15 1991-11-13 Laite Viterbin algoritmin käsittelemiseksi, jossa on prosessori ja erityisoperaattori FI105429B (fi)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
FR9014230A FR2669445B1 (fr) 1990-11-15 1990-11-15 Dispositif prevu pour le traitement de l'algorithme de viterbi comprenant un processeur et un operateur specialise.
FR9014230 1990-11-15
SG92994 1994-07-12
SG92994A SG92994G (en) 1990-11-15 1994-07-12 Device for the processing of the viterbi algorithm comprising a processor and a specialized unit

Publications (3)

Publication Number Publication Date
FI915365A0 FI915365A0 (fi) 1991-11-13
FI915365A true FI915365A (fi) 1992-05-16
FI105429B FI105429B (fi) 2000-08-15

Family

ID=26228335

Family Applications (1)

Application Number Title Priority Date Filing Date
FI915365A FI105429B (fi) 1990-11-15 1991-11-13 Laite Viterbin algoritmin käsittelemiseksi, jossa on prosessori ja erityisoperaattori

Country Status (14)

Country Link
US (1) US5331664A (fi)
EP (1) EP0485921B1 (fi)
JP (1) JP2524924B2 (fi)
AT (1) ATE91206T1 (fi)
AU (1) AU634676B2 (fi)
CA (1) CA2055575C (fi)
DE (1) DE69100150T2 (fi)
DK (1) DK0485921T3 (fi)
ES (1) ES2043418T3 (fi)
FI (1) FI105429B (fi)
FR (1) FR2669445B1 (fi)
HK (1) HK85794A (fi)
NZ (2) NZ248064A (fi)
SG (1) SG92994G (fi)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4224214C2 (de) * 1992-07-22 1995-02-09 Deutsche Forsch Luft Raumfahrt Verfahren zur quellengesteuerten Kanaldecodierung durch Erweiterung des Viterbi-Algorithmus
US5454014A (en) * 1993-11-16 1995-09-26 At&T Corp. Digital signal processor
US5465275A (en) * 1993-11-16 1995-11-07 At&T Ipm Corp. Efficient utilization of present state/next state registers
US5432804A (en) * 1993-11-16 1995-07-11 At&T Corp. Digital processor and viterbi decoder having shared memory
TW243568B (en) * 1993-11-16 1995-03-21 At & T Corp Digital signal processor with an embedded viterbi co-processor
US5513220A (en) * 1993-11-16 1996-04-30 At&T Corp. Digital receiver with minimum cost index register
US5539757A (en) * 1993-12-22 1996-07-23 At&T Corp. Error correction systems with modified Viterbi decoding
FR2718865B1 (fr) * 1994-04-15 1996-07-19 Texas Instruments France Procédé et dispositif à processeur de signaux numériques pour la mise en Óoeuvre d'un algorithme de Viterbi.
JP3711290B2 (ja) * 1994-07-04 2005-11-02 沖電気工業株式会社 ディジタル演算回路
DE19511015A1 (de) * 1995-03-25 1996-09-26 Sel Alcatel Ag Schaltungsvorrichtung und damit ausgestattete Viterbi-Dekodiereinrichtung für einen Nachrichtenempfänger
US5742621A (en) * 1995-11-02 1998-04-21 Motorola Inc. Method for implementing an add-compare-select butterfly operation in a data processing system and instruction therefor
US5964825A (en) * 1996-02-09 1999-10-12 Texas Instruments Incorporated Manipulation of boolean values and conditional operation in a microprocessor
US6374346B1 (en) 1997-01-24 2002-04-16 Texas Instruments Incorporated Processor with conditional execution of every instruction
EP1271789B1 (en) * 2001-06-21 2006-04-12 Alcatel Log-MAP decoding
US7116732B2 (en) * 2001-06-21 2006-10-03 Alcatel Method and apparatus for decoding a bit sequence
US6848074B2 (en) * 2001-06-21 2005-01-25 Arc International Method and apparatus for implementing a single cycle operation in a data processing system
US6718504B1 (en) 2002-06-05 2004-04-06 Arc International Method and apparatus for implementing a data processor adapted for turbo decoding

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8327084D0 (en) * 1983-10-11 1983-11-09 Gordon J Error correction decoder apparatus
JPS60180222A (ja) * 1984-02-27 1985-09-14 Nec Corp 符号誤り訂正装置
US4583078A (en) * 1984-11-13 1986-04-15 Communications Satellite Corporation Serial Viterbi decoder
FR2585906B1 (fr) * 1985-08-02 1987-09-25 Battail Gerard Procede de decodage d'un code convolutif et decodeur correspondant

Also Published As

Publication number Publication date
FI105429B (fi) 2000-08-15
EP0485921B1 (fr) 1993-06-30
FI915365A0 (fi) 1991-11-13
ATE91206T1 (de) 1993-07-15
FR2669445A1 (fr) 1992-05-22
US5331664A (en) 1994-07-19
EP0485921A1 (fr) 1992-05-20
NZ240522A (en) 1994-04-27
DE69100150T2 (de) 1993-10-07
DK0485921T3 (da) 1993-11-29
JPH04290315A (ja) 1992-10-14
AU634676B2 (en) 1993-02-25
CA2055575C (fr) 1995-10-10
JP2524924B2 (ja) 1996-08-14
AU8707191A (en) 1992-06-11
FR2669445B1 (fr) 1993-01-08
DE69100150D1 (de) 1993-08-05
NZ248064A (en) 1994-04-27
CA2055575A1 (fr) 1992-05-16
ES2043418T3 (es) 1993-12-16
HK85794A (en) 1994-08-26
SG92994G (en) 1994-10-28

Similar Documents

Publication Publication Date Title
FI915365A0 (fi) Anordningar foer behandling av viterbis algoritm.
KR950035104A (ko) 데이타 수신기, 메트릭 계산 방법 및 신호 처리 장치
US5245339A (en) Flexible encoding method and architecture for high speed data transmission and storage
US5555323A (en) System for bi-level symbol coding/decoding with saved storage and method for same
ES2128308T3 (es) Detector de secuencia de maxima probabilidad.
US7386240B2 (en) Dispersion compensation in optical systems
ATE268517T1 (de) Optimierter turbo-decodierer
KR100281321B1 (ko) 적응적인 산술 부호화 및 그 복호화 방법
US4704701A (en) Conditional carry adder for a multibit digital computer
JPH0566921A (ja) データシフト回路
KR100312226B1 (ko) 롬 테이블을 이용한 컨벌루션 인코더
KR0164097B1 (ko) 병렬 입력 / 직렬 출력 장치 및 그 방법
Vergos et al. High speed parallel-prefix modulo 2/sup n/+ 1 adders for diminished-one operands
KR930020264A (ko) 비터비 알고리즘을 프로세싱하기 위한 프로세서를 포함하는 장치
US5521543A (en) Averaging circuit
KR19980039924A (ko) 비터비 디코더
KR960003101B1 (ko) 왈시-하다마드 함수열 생성기
KR100551951B1 (ko) 동영상 복호화 처리 시스템 및 가변장 복호화 시스템
Li Computing weight spectra of convolutional codes with MAPLE
TAJIMA On the structure of an SST Viterbi decoder for general rate (n-1)/n convolutional codes viewed in the light of syndrome decoding
KR20050063020A (ko) 절사오차를 보상하는 연산장치
KR970004371A (ko) 비터비 복호기
JPH05113872A (ja) 逆数生成回路装置
KR940017199A (ko) 2의 보수의 발생 방법 및 장치
JPH01280928A (ja) 優先順位分解器

Legal Events

Date Code Title Description
PC Transfer of assignment of patent

Owner name: ALCATEL

Free format text: ALCATEL

PC Transfer of assignment of patent

Owner name: T & A MOBILE PHONES LTD

Free format text: T & A MOBILE PHONES LTD