ATE91206T1 - Vorrichtung fuer die verarbeitung des viterbialgorithmus mit einem prozessor und einer spezialisierten einheit. - Google Patents

Vorrichtung fuer die verarbeitung des viterbialgorithmus mit einem prozessor und einer spezialisierten einheit.

Info

Publication number
ATE91206T1
ATE91206T1 AT91119174T AT91119174T ATE91206T1 AT E91206 T1 ATE91206 T1 AT E91206T1 AT 91119174 T AT91119174 T AT 91119174T AT 91119174 T AT91119174 T AT 91119174T AT E91206 T1 ATE91206 T1 AT E91206T1
Authority
AT
Austria
Prior art keywords
metr
states
processing
string
processor
Prior art date
Application number
AT91119174T
Other languages
English (en)
Inventor
Lydie Desperben
Luc Dartois
Emmanuel Rousseau
Original Assignee
Alcatel Radiotelephone
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Radiotelephone filed Critical Alcatel Radiotelephone
Application granted granted Critical
Publication of ATE91206T1 publication Critical patent/ATE91206T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6569—Implementation on processors, e.g. DSPs, or software implementations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms

Landscapes

  • Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Artificial Intelligence (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Error Detection And Correction (AREA)
  • Non-Silver Salt Photosensitive Materials And Non-Silver Salt Photography (AREA)
  • Photoreceptors In Electrophotography (AREA)
  • Magnetic Resonance Imaging Apparatus (AREA)
  • Detection And Correction Of Errors (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Compression Of Band Width Or Redundancy In Fax (AREA)
  • Electrotherapy Devices (AREA)
  • Communication Control (AREA)
AT91119174T 1990-11-15 1991-11-11 Vorrichtung fuer die verarbeitung des viterbialgorithmus mit einem prozessor und einer spezialisierten einheit. ATE91206T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9014230A FR2669445B1 (fr) 1990-11-15 1990-11-15 Dispositif prevu pour le traitement de l'algorithme de viterbi comprenant un processeur et un operateur specialise.
SG92994A SG92994G (en) 1990-11-15 1994-07-12 Device for the processing of the viterbi algorithm comprising a processor and a specialized unit

Publications (1)

Publication Number Publication Date
ATE91206T1 true ATE91206T1 (de) 1993-07-15

Family

ID=26228335

Family Applications (1)

Application Number Title Priority Date Filing Date
AT91119174T ATE91206T1 (de) 1990-11-15 1991-11-11 Vorrichtung fuer die verarbeitung des viterbialgorithmus mit einem prozessor und einer spezialisierten einheit.

Country Status (14)

Country Link
US (1) US5331664A (de)
EP (1) EP0485921B1 (de)
JP (1) JP2524924B2 (de)
AT (1) ATE91206T1 (de)
AU (1) AU634676B2 (de)
CA (1) CA2055575C (de)
DE (1) DE69100150T2 (de)
DK (1) DK0485921T3 (de)
ES (1) ES2043418T3 (de)
FI (1) FI105429B (de)
FR (1) FR2669445B1 (de)
HK (1) HK85794A (de)
NZ (2) NZ248064A (de)
SG (1) SG92994G (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4224214C2 (de) * 1992-07-22 1995-02-09 Deutsche Forsch Luft Raumfahrt Verfahren zur quellengesteuerten Kanaldecodierung durch Erweiterung des Viterbi-Algorithmus
US5465275A (en) * 1993-11-16 1995-11-07 At&T Ipm Corp. Efficient utilization of present state/next state registers
TW243568B (en) * 1993-11-16 1995-03-21 At & T Corp Digital signal processor with an embedded viterbi co-processor
US5432804A (en) * 1993-11-16 1995-07-11 At&T Corp. Digital processor and viterbi decoder having shared memory
US5513220A (en) * 1993-11-16 1996-04-30 At&T Corp. Digital receiver with minimum cost index register
US5454014A (en) * 1993-11-16 1995-09-26 At&T Corp. Digital signal processor
US5539757A (en) * 1993-12-22 1996-07-23 At&T Corp. Error correction systems with modified Viterbi decoding
FR2718865B1 (fr) * 1994-04-15 1996-07-19 Texas Instruments France Procédé et dispositif à processeur de signaux numériques pour la mise en Óoeuvre d'un algorithme de Viterbi.
JP3711290B2 (ja) * 1994-07-04 2005-11-02 沖電気工業株式会社 ディジタル演算回路
DE19511015A1 (de) * 1995-03-25 1996-09-26 Sel Alcatel Ag Schaltungsvorrichtung und damit ausgestattete Viterbi-Dekodiereinrichtung für einen Nachrichtenempfänger
US5742621A (en) * 1995-11-02 1998-04-21 Motorola Inc. Method for implementing an add-compare-select butterfly operation in a data processing system and instruction therefor
US5964825A (en) * 1996-02-09 1999-10-12 Texas Instruments Incorporated Manipulation of boolean values and conditional operation in a microprocessor
US6374346B1 (en) 1997-01-24 2002-04-16 Texas Instruments Incorporated Processor with conditional execution of every instruction
ATE323341T1 (de) * 2001-06-21 2006-04-15 Cit Alcatel Log-map dekodierung
US6848074B2 (en) * 2001-06-21 2005-01-25 Arc International Method and apparatus for implementing a single cycle operation in a data processing system
US7116732B2 (en) * 2001-06-21 2006-10-03 Alcatel Method and apparatus for decoding a bit sequence
US6718504B1 (en) * 2002-06-05 2004-04-06 Arc International Method and apparatus for implementing a data processor adapted for turbo decoding

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8327084D0 (en) * 1983-10-11 1983-11-09 Gordon J Error correction decoder apparatus
JPS60180222A (ja) * 1984-02-27 1985-09-14 Nec Corp 符号誤り訂正装置
US4583078A (en) * 1984-11-13 1986-04-15 Communications Satellite Corporation Serial Viterbi decoder
FR2585906B1 (fr) * 1985-08-02 1987-09-25 Battail Gerard Procede de decodage d'un code convolutif et decodeur correspondant

Also Published As

Publication number Publication date
CA2055575C (fr) 1995-10-10
JPH04290315A (ja) 1992-10-14
DE69100150T2 (de) 1993-10-07
FI915365A (fi) 1992-05-16
NZ248064A (en) 1994-04-27
AU8707191A (en) 1992-06-11
DK0485921T3 (da) 1993-11-29
US5331664A (en) 1994-07-19
ES2043418T3 (es) 1993-12-16
FR2669445A1 (fr) 1992-05-22
HK85794A (en) 1994-08-26
CA2055575A1 (fr) 1992-05-16
SG92994G (en) 1994-10-28
AU634676B2 (en) 1993-02-25
FI105429B (fi) 2000-08-15
JP2524924B2 (ja) 1996-08-14
EP0485921A1 (de) 1992-05-20
FR2669445B1 (fr) 1993-01-08
DE69100150D1 (de) 1993-08-05
NZ240522A (en) 1994-04-27
FI915365A0 (fi) 1991-11-13
EP0485921B1 (de) 1993-06-30

Similar Documents

Publication Publication Date Title
DE69100150D1 (de) Vorrichtung fuer die verarbeitung des viterbi-algorithmus mit einem prozessor und einer spezialisierten einheit.
US4633490A (en) Symmetrical optimized adaptive data compression/transfer/decompression system
US4467317A (en) High-speed arithmetic compression coding using concurrent value updating
KR950035104A (ko) 데이타 수신기, 메트릭 계산 방법 및 신호 처리 장치
Brent Analysis of the binary Euclidean algorithm
PT2296282E (pt) Método e processo para a codificação e descodificação aritmética com aplicação de múltiplas tabelas de pesquisa
CA2012747A1 (en) Device for reducing the redundancy in blocks of digital video data in dct encoding
EP0658982B1 (de) System mit geringem Speicherbedarf zur Kodierung und Dekodierung von Zweipegelsymbolen und zugehöriges Verfahren
Smolenskii A method for the linear recording of graphs
KR100281321B1 (ko) 적응적인 산술 부호화 및 그 복호화 방법
Szpankowski On asymptotics of certain sums arising in coding theory
DE50102478D1 (de) Optimierter turbo-decodierer
Dębowski A preadapted universal switch distribution for testing Hilberg’s conjecture
Usmani On quadratic spline interpolation
US7053803B1 (en) Data compression
US6115424A (en) Coding method of dividing information block serving as conversion unit into a plurality of sub-blocks to perform coding for each sub-block, and coding apparatus
KR930020264A (ko) 비터비 알고리즘을 프로세싱하기 위한 프로세서를 포함하는 장치
US6995764B1 (en) Automatic application task placement procedure in a signal processing machine
Shamoon et al. Adaptive update algorithms for fixed dictionary lossless data compressors
KR930007051B1 (ko) 신경회로망의 비선형 전달함수 구현기
KR100556602B1 (ko) 절사오차를 보상하는 연산장치
EP0079333B1 (de) Schnelle arithmetische kompressionscodierung mit gleichzeitiger werteaktualisierung
KR19980039924A (ko) 비터비 디코더
SU1667045A1 (ru) Устройство дл сдвига и нормализации
Glicksberg A controlled approach to Liapounoff convexity

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
EEFA Change of the company name
REN Ceased due to non-payment of the annual fee