FI880867A - Kotelo optista laitetta varten sekä menetelmä optisen laitteen valmistamiseksi - Google Patents

Kotelo optista laitetta varten sekä menetelmä optisen laitteen valmistamiseksi Download PDF

Info

Publication number
FI880867A
FI880867A FI880867A FI880867A FI880867A FI 880867 A FI880867 A FI 880867A FI 880867 A FI880867 A FI 880867A FI 880867 A FI880867 A FI 880867A FI 880867 A FI880867 A FI 880867A
Authority
FI
Finland
Prior art keywords
optical device
housing
connection flange
optical
recess
Prior art date
Application number
FI880867A
Other languages
English (en)
Swedish (sv)
Other versions
FI880867A0 (fi
FI91574C (fi
FI91574B (fi
Inventor
Hideaki Nishizawa
Original Assignee
Sumitomo Electric Industries
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP58218964A external-priority patent/JPS60110180A/ja
Priority claimed from JP58223020A external-priority patent/JPS60113978A/ja
Priority claimed from JP58232341A external-priority patent/JPS60124885A/ja
Priority claimed from FI844473A external-priority patent/FI82999C/fi
Application filed by Sumitomo Electric Industries filed Critical Sumitomo Electric Industries
Publication of FI880867A publication Critical patent/FI880867A/fi
Publication of FI880867A0 publication Critical patent/FI880867A0/fi
Application granted granted Critical
Publication of FI91574B publication Critical patent/FI91574B/fi
Publication of FI91574C publication Critical patent/FI91574C/fi

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Light Receiving Elements (AREA)
  • Optical Couplings Of Light Guides (AREA)
FI880867A 1983-11-21 1988-02-24 Kotelo optista laitetta varten sekä menetelmä optisen laitteen valmistamiseksi FI91574C (fi)

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
JP21896483 1983-11-21
JP58218964A JPS60110180A (ja) 1983-11-21 1983-11-21 光素子用パツケ−ジ
JP58223020A JPS60113978A (ja) 1983-11-25 1983-11-25 光素子
JP22302083 1983-11-25
JP23234183 1983-12-08
JP58232341A JPS60124885A (ja) 1983-12-08 1983-12-08 受光ダイオードの製造方法
FI844473 1984-11-14
FI844473A FI82999C (fi) 1983-11-21 1984-11-14 Optisk anordning och foerfarande foer dess framstaellning.

Publications (4)

Publication Number Publication Date
FI880867A true FI880867A (fi) 1988-02-24
FI880867A0 FI880867A0 (fi) 1988-02-24
FI91574B FI91574B (fi) 1994-03-31
FI91574C FI91574C (fi) 1994-07-11

Family

ID=27444091

Family Applications (1)

Application Number Title Priority Date Filing Date
FI880867A FI91574C (fi) 1983-11-21 1988-02-24 Kotelo optista laitetta varten sekä menetelmä optisen laitteen valmistamiseksi

Country Status (1)

Country Link
FI (1) FI91574C (fi)

Also Published As

Publication number Publication date
FI880867A0 (fi) 1988-02-24
FI91574C (fi) 1994-07-11
FI91574B (fi) 1994-03-31

Similar Documents

Publication Publication Date Title
ATE80513T1 (de) Verfahren zum montieren veredelter kontaktflaechen auf einem substrat sowie mit diesen kontaktflaechen versehenes substrat.
EP0039160A3 (en) Methods for bonding conductive bumps to electronic circuitry
JPS5774166A (en) Array head of light emitting diode
FI880867A (fi) Kotelo optista laitetta varten sekä menetelmä optisen laitteen valmistamiseksi
JPS5768098A (en) Semiconductor laser synthesizer
JPS5512762A (en) Glass sealing type semiconductor device manufacturing method
JPS56112767A (en) Light emitting semiconductor device
JPS57178387A (en) Indicator for luminescence and its manufacture
JPS5567179A (en) Luminous display device
JPS5745272A (en) Manufacture of solid image pick-up element
JPS5412263A (en) Semiconductor element and production of the same
JPS5739571A (en) Constant current diode
JPS5832477A (ja) 光起電力素子モジユ−ル
JPS56161681A (en) Hybrid integrated circuit
KR860005453A (ko) 반도체 광방출장치 제조방법
SU1344103A1 (ru) Оптоэлектронное устройство для решения задач теории поля
JPS553606A (en) Photo-semiconductor coupling device and its manufacturing method
JPS58140A (ja) ハイブリツドｉｃ
RU13273U1 (ru) Оптоэлектронная интегральная микросхема
JPS58126574A (ja) 薄膜ｅｌ素子の背面電極形成法
JPS6444092A (en) Wiring substrate
JPS57201035A (en) Mounting method for semiconductor device
JPS5468186A (en) Photo coupling device and its production
JPS64776A (en) Light emitting diode device
SU1468256A1 (ru) Оптоэлектронное устройство для решения задач математической физики

Legal Events

Date Code Title Description
BB Publication of examined application
MM Patent lapsed
MM Patent lapsed

Owner name: SUMITOMO ELECTRIC INDUSTRIES, LTD.