ES498581A0 - Un metodo de fabricar un conjunto de montaje de una pastilla de circuito integrado - Google Patents

Un metodo de fabricar un conjunto de montaje de una pastilla de circuito integrado

Info

Publication number
ES498581A0
ES498581A0 ES498581A ES498581A ES498581A0 ES 498581 A0 ES498581 A0 ES 498581A0 ES 498581 A ES498581 A ES 498581A ES 498581 A ES498581 A ES 498581A ES 498581 A0 ES498581 A0 ES 498581A0
Authority
ES
Spain
Prior art keywords
assembly
manufacturing
integrated circuit
circuit pad
pad assembly
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES498581A
Other languages
English (en)
Other versions
ES8204224A1 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TE Connectivity Corp
Original Assignee
AMP Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AMP Inc filed Critical AMP Inc
Publication of ES8204224A1 publication Critical patent/ES8204224A1/es
Publication of ES498581A0 publication Critical patent/ES498581A0/es
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49568Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01027Cobalt [Co]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0665Epoxy resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Die Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
ES498581A 1980-01-18 1981-01-16 Un metodo de fabricar un conjunto de montaje de una pastilla de circuito integrado Granted ES498581A0 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/113,159 US4339768A (en) 1980-01-18 1980-01-18 Transistors and manufacture thereof

Publications (2)

Publication Number Publication Date
ES8204224A1 ES8204224A1 (es) 1982-04-01
ES498581A0 true ES498581A0 (es) 1982-04-01

Family

ID=22347887

Family Applications (2)

Application Number Title Priority Date Filing Date
ES498581A Granted ES498581A0 (es) 1980-01-18 1981-01-16 Un metodo de fabricar un conjunto de montaje de una pastilla de circuito integrado
ES1981255953U Expired ES255953Y (es) 1980-01-18 1981-02-04 Un conjunto de montaje de una pastilla de circuito integrado

Family Applications After (1)

Application Number Title Priority Date Filing Date
ES1981255953U Expired ES255953Y (es) 1980-01-18 1981-02-04 Un conjunto de montaje de una pastilla de circuito integrado

Country Status (12)

Country Link
US (1) US4339768A (es)
EP (1) EP0034001B1 (es)
JP (1) JPS56108254A (es)
AR (1) AR222930A1 (es)
AT (1) ATE4757T1 (es)
AU (1) AU541489B2 (es)
BR (1) BR8100197A (es)
CA (1) CA1162392A (es)
DE (1) DE3160887D1 (es)
ES (2) ES498581A0 (es)
HK (1) HK81986A (es)
MX (1) MX149018A (es)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59135753A (ja) * 1983-01-25 1984-08-04 Toshiba Corp 半導体装置とその製造方法
IT1213139B (it) * 1984-02-17 1989-12-14 Ates Componenti Elettron Componente elettronico integrato di tipo "single-in-line" eprocedimento per la sua fabbricazione.
FR2588122B1 (fr) * 1985-10-01 1988-06-24 Radiotechnique Compelec Dispositif semi-conducteur de puissance pour montage en surface
JPS61260657A (ja) * 1985-05-15 1986-11-18 Mitsubishi Electric Corp 半導体装置
DE3621994A1 (de) * 1986-07-01 1988-01-14 Bbc Brown Boveri & Cie Leistungshalbleitermodul
DE3717489A1 (de) * 1987-05-23 1988-12-01 Asea Brown Boveri Leistungshalbleitermodul und verfahren zur herstellung des moduls
AU604904B2 (en) * 1987-06-05 1991-01-03 Nippondenso Co. Ltd. A resin sealed semiconductor device and a method for making the same
US4846701A (en) * 1987-12-16 1989-07-11 Amp Incorporated Quick disconnect smart connector
US5019892A (en) * 1988-02-18 1991-05-28 Amp Incorporated Chip carrier with accumulator
US5059746A (en) * 1989-05-01 1991-10-22 Amp Incorporated Housing assembly for electronic components
JP2527828B2 (ja) * 1990-02-27 1996-08-28 三菱電機株式会社 半導体パッケ―ジ
DE69123626T2 (de) * 1990-04-16 1997-04-17 Fujitsu Ltd Chipträger zum Herstellen einer Mikrowellen-Halbleiteranordnung hoher Leistung durch Anordnen eines Halbleiterchips darauf
ES2103341T3 (es) * 1991-04-10 1997-09-16 Caddock Electronics Inc Resistor de tipo pelicula.
JP3018554B2 (ja) * 1991-04-25 2000-03-13 株式会社日立製作所 半導体モジュ−ル及びその製造方法
US6020219A (en) * 1994-06-16 2000-02-01 Lucent Technologies Inc. Method of packaging fragile devices with a gel medium confined by a rim member
JPH08139113A (ja) * 1994-11-09 1996-05-31 Mitsubishi Electric Corp 樹脂封止型半導体装置
JP3353526B2 (ja) * 1995-03-23 2002-12-03 株式会社デンソー 半導体パッケージ及びその製造方法
US5738269A (en) * 1996-04-19 1998-04-14 Motorola, Inc. Method for forming a solder bump
DE19621000C2 (de) 1996-05-24 1999-01-28 Heraeus Sensor Nite Gmbh Temperatur-Sensor mit einem Meßwiderstand
DE10221857A1 (de) * 2002-05-16 2003-11-27 Osram Opto Semiconductors Gmbh Verfahren zum Befestigen eines Halbleiterchips in einem Kunststoffgehäusekörper, optoelektronisches Halbleiterbauelement und Verfahren zu dessen Herstellung
FR2902277B1 (fr) * 2006-06-13 2008-09-05 Valeo Electronique Sys Liaison Support pour composant electrique et dispositif electrique comprenant le support et le composant
WO2024132153A1 (en) * 2022-12-22 2024-06-27 Dynex Semiconductor Limited Power semiconductor module

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3574815A (en) * 1966-07-13 1971-04-13 Motorola Inc Method of fabricating a plastic encapsulated semiconductor assembly
US3532944A (en) * 1966-11-04 1970-10-06 Rca Corp Semiconductor devices having soldered joints
US3606673A (en) * 1968-08-15 1971-09-21 Texas Instruments Inc Plastic encapsulated semiconductor devices
US3706915A (en) * 1970-03-09 1972-12-19 Gen Electric Semiconductor device with low impedance bond
US4125740A (en) * 1973-09-26 1978-11-14 Sgs-Ates Componenti Elettronici S.P.A. Resin-encased microelectronic module
DE2714483A1 (de) * 1975-09-15 1978-10-12 Siemens Ag Verfahren zur teilautomatisierten kontaktierung von halbleitersystemen
DE2608250C3 (de) * 1976-02-28 1985-06-05 Telefunken electronic GmbH, 7100 Heilbronn Verfahren zum Thermokompressions-Verbinden von auf Halbleiterkörpern befindlichen Metall-Anschlußkontakten mit zugeordneten Gehäuseanschlußteilen und Vorrichtung zur Durchführung des Verfahrens
IN148328B (es) * 1977-04-18 1981-01-17 Rca Corp
JPS53132975A (en) * 1977-04-26 1978-11-20 Toshiba Corp Semiconductor device
US4158745A (en) * 1977-10-27 1979-06-19 Amp Incorporated Lead frame having integral terminal tabs

Also Published As

Publication number Publication date
BR8100197A (pt) 1981-08-04
ES255953Y (es) 1981-12-01
HK81986A (en) 1986-11-07
CA1162392A (en) 1984-02-21
AU6599481A (en) 1981-07-23
AR222930A1 (es) 1981-06-30
ES8204224A1 (es) 1982-04-01
EP0034001B1 (en) 1983-09-21
EP0034001A3 (en) 1981-08-26
ATE4757T1 (de) 1983-10-15
DE3160887D1 (en) 1983-10-27
ES255953U (es) 1981-06-01
MX149018A (es) 1983-08-08
AU541489B2 (en) 1985-01-10
EP0034001A2 (en) 1981-08-19
US4339768A (en) 1982-07-13
JPS56108254A (en) 1981-08-27

Similar Documents

Publication Publication Date Title
ES498581A0 (es) Un metodo de fabricar un conjunto de montaje de una pastilla de circuito integrado
GB2081159B (en) Method of manufacturing a semiconductor device
IT8125693A0 (it) Metodo di fabbricazione di un dispositivo semiconduttore.
ES502281A0 (es) Un metodo de fabricacion de una aleacion semiconductora
AR219299A1 (es) Metodo de fabricacion de un encapsulado de circuito
IT1140065B (it) Circuito integrato a semiconduttori
DE3167203D1 (en) Method of manufacturing a semiconductor device
JPS56158468A (en) Method of manufacturing itnegrated circuit
KR860002862A (ko) 반도체장치의 제조방법
IT1139988B (it) Procedimento per la fabbricazione di un dispositivo a circuito integrato
ES531587A0 (es) Un metodo de fabricar un modulo de circuito integrado.
DE3175085D1 (en) Method of manufacturing a semiconductor device
IT8121369A1 (it) Metodo di fabbricazione di un dispositivo semiconduttore
KR860005437A (ko) 반도체장치의 제조방법
JPS56148804A (en) Method of manufacturing chip resistor
DK1584D0 (da) Fremgangsmade til fremstilling af et gitterkernesandwichelement
ES504018A0 (es) Un metodo de fabricar una disposicion de interconexion elec-trica
GB2081160B (en) Method of manufacturing a semiconductor device
GB2081161B (en) Method of manufacturing a semiconductor device
DE3379292D1 (en) Method of manufacturing master-slice integrated circuit device
DE3164765D1 (en) Method of manufacturing a semiconductor element
IT1139928B (it) Procedimento per la fabbricazione di un dispositivo a circuito integrato
ES503801A0 (es) Un metodo de fabricacion de una pelicula orientada biaxial- mente
ES520265A0 (es) Un metodo de fabricacion de un catodo emisor boruzado.
IT1139738B (it) Dispositivi a circuito integrato a semiconduttori e procedimento per la sua fabbricazione

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19970612