ES2549656T3 - Entrelazador de bits para un sistema BICM con códigos de tipo QC LDPC - Google Patents
Entrelazador de bits para un sistema BICM con códigos de tipo QC LDPC Download PDFInfo
- Publication number
- ES2549656T3 ES2549656T3 ES12785964.3T ES12785964T ES2549656T3 ES 2549656 T3 ES2549656 T3 ES 2549656T3 ES 12785964 T ES12785964 T ES 12785964T ES 2549656 T3 ES2549656 T3 ES 2549656T3
- Authority
- ES
- Spain
- Prior art keywords
- cyclic
- bits
- permutation
- code word
- blocks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1168—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices wherein the sub-matrices have column and row weights greater than one, e.g. multi-diagonal sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2957—Turbo codes and decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/35—Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics
- H03M13/356—Unequal error protection [UEP]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6325—Error control coding in combination with demodulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6522—Intended application, e.g. transmission or communication standard
- H03M13/6552—DVB-T2
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6522—Intended application, e.g. transmission or communication standard
- H03M13/6555—DVB-C2
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
- H04L1/0058—Block-coded modulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/02—Arrangements for detecting or preventing errors in the information received by diversity reception
- H04L1/06—Arrangements for detecting or preventing errors in the information received by diversity reception using space diversity
- H04L1/0606—Space-frequency coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/02—Arrangements for detecting or preventing errors in the information received by diversity reception
- H04L1/06—Arrangements for detecting or preventing errors in the information received by diversity reception using space diversity
- H04L1/0618—Space-time coding
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
Un método de entrelazado de bits para el entrelazado de una palabra de código generada por una codificación cuasi cíclica de comprobación de paridad de baja densidad, QC LDPC, que emplee Q×Q matrices circulantes, incluyendo una codificación QC LDPC de acumulación repetitiva, comprendiendo el método de entrelazado de bits: una etapa de permutación del bloque cíclico de aplicación de un proceso de permutación del bloque cíclico a la palabra de código compuesta de N bloques cíclicos consistente cada uno en Q bits del bloque cíclico, de modo que redispongan los N bloques cíclicos de acuerdo con una regla de permutación del bloque cíclico que define una reordenación de los N bloques cíclicos; una etapa de permutación de bits de aplicación de un proceso de permutación de bits a la palabra de código, de modo que redispongan los bits de la palabra de código, después del proceso de permutación del bloque cíclico; y una etapa de división para la división de la palabra de código, después del proceso de permutación de bits, en una pluralidad de palabras de constelación, estando compuesta cada una de las palabras de constelación por M bits, en donde F es un divisor de M y Q, N no es un múltiplo de M/F, N' es igual a (M/F)×suelo(N/(M/F)), después del proceso de permutación del bloque cíclico, se selecciona un subconjunto de N' bloques cíclicos de entre los N bloques cíclicos de la palabra de código y se divide en F×N'/M secciones, consistiendo cada una de las secciones en M/F bloques cíclicos diferentes, los (N-N') bloques cíclicos no incluidos en el subconjunto seleccionado de N' bloques cíclicos se excluyen del proceso de permutación de bits e incluyen una sección de paridad de la palabra de código, y en la etapa de permutación de bits, para cada sección, el proceso de permutación de bits se aplica a los Q×(M/F) bits de una sección dada de modo que M bits, que incluyen F bits de bloques cíclicos de cada uno de los M/F bloques cíclicos diferentes, se asignan a una de las Q/F palabras de constelación asociadas a la sección dada.
Description
Claims (1)
-
imagen1 imagen2
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP11004127A EP2525498A1 (en) | 2011-05-18 | 2011-05-18 | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
EP11004127 | 2011-05-18 | ||
PCT/JP2012/003264 WO2012157284A1 (ja) | 2011-05-18 | 2012-05-18 | 並列ビットインターリーバ |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2549656T3 true ES2549656T3 (es) | 2015-10-30 |
Family
ID=44799428
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES12785964.3T Active ES2549656T3 (es) | 2011-05-18 | 2012-05-18 | Entrelazador de bits para un sistema BICM con códigos de tipo QC LDPC |
ES18185973T Active ES2902352T3 (es) | 2011-05-18 | 2012-05-18 | Entrelazador de bits para un sistema BICM con códigos de tipo QC LDPC |
ES15172081T Active ES2701833T3 (es) | 2011-05-18 | 2012-05-18 | Entrelazador de bits para un sistema BICM con códigos de tipo QC LDPC |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES18185973T Active ES2902352T3 (es) | 2011-05-18 | 2012-05-18 | Entrelazador de bits para un sistema BICM con códigos de tipo QC LDPC |
ES15172081T Active ES2701833T3 (es) | 2011-05-18 | 2012-05-18 | Entrelazador de bits para un sistema BICM con códigos de tipo QC LDPC |
Country Status (9)
Country | Link |
---|---|
US (7) | US9100049B2 (es) |
EP (4) | EP2525498A1 (es) |
JP (8) | JP5749799B2 (es) |
CN (3) | CN107104679B (es) |
ES (3) | ES2549656T3 (es) |
HU (1) | HUE026033T2 (es) |
PL (1) | PL2566056T3 (es) |
TW (1) | TWI569585B (es) |
WO (1) | WO2012157284A1 (es) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2525498A1 (en) | 2011-05-18 | 2012-11-21 | Panasonic Corporation | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
EP2525495A1 (en) | 2011-05-18 | 2012-11-21 | Panasonic Corporation | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
US9596116B2 (en) | 2014-02-20 | 2017-03-14 | Lg Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
US9602135B2 (en) * | 2014-02-20 | 2017-03-21 | Electronics And Telecommunications Research Institute | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 5/15 and 64-symbol mapping, and bit interleaving method using same |
KR101908357B1 (ko) * | 2014-02-20 | 2018-10-16 | 상하이 내셔널 엔지니어링 리서치 센터 오브 디지털 텔레비전 컴퍼니, 리미티드 | Ldpc 코드워드 인터리빙 매핑 방법 및 디인터리빙 디매핑 방법 |
EP3117619A4 (en) * | 2014-03-10 | 2017-10-25 | LG Electronics Inc. | Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals |
KR102370903B1 (ko) * | 2014-03-14 | 2022-03-08 | 삼성전자주식회사 | 인터리빙 깊이를 조절하기 위한 장치 및 방법 |
WO2016093467A1 (ko) | 2014-12-08 | 2016-06-16 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법, 및 방송 신호 수신 방법 |
KR102287614B1 (ko) * | 2015-02-12 | 2021-08-10 | 한국전자통신연구원 | 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 16-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법 |
KR102287627B1 (ko) * | 2015-02-16 | 2021-08-10 | 한국전자통신연구원 | 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법 |
US9595978B2 (en) | 2015-05-19 | 2017-03-14 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
US9780916B2 (en) | 2015-05-19 | 2017-10-03 | Samsung Electronics Co., Ltd. | Transmitting apparatus and mapping method thereof |
US9692453B2 (en) | 2015-05-19 | 2017-06-27 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
US9634692B2 (en) | 2015-05-19 | 2017-04-25 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
US9800365B2 (en) | 2015-05-19 | 2017-10-24 | Samsung Electronics Co., Ltd. | Transmitting apparatus and mapping method thereof |
US9787422B2 (en) | 2015-05-19 | 2017-10-10 | Samsung Electronics Co., Ltd. | Transmitting apparatus and mapping method thereof |
US9780917B2 (en) * | 2015-05-19 | 2017-10-03 | Samsung Electronics Co., Ltd. | Transmitting apparatus and mapping method thereof |
JP6807030B2 (ja) * | 2015-06-01 | 2021-01-06 | ソニー株式会社 | データ処理装置、およびデータ処理方法 |
US10275186B2 (en) * | 2015-10-30 | 2019-04-30 | Sandisk Technologies Llc | System and method of data compression and data shaping |
US9900105B1 (en) * | 2016-10-10 | 2018-02-20 | Tyco Electronics Subsea Communications Llc | Coded modulation with amplitude and phase-shift keying having a circular constellation for variable spectral efficiency |
EP3566316A4 (en) | 2017-01-06 | 2020-08-19 | Nokia Technologies Oy | METHOD AND APPARATUS FOR USE AND GENERATION OF LDPC BASE MATRIX AS A FUNCTION OF A VECTOR |
CN108667555B (zh) * | 2017-03-29 | 2021-07-20 | 华为技术有限公司 | 一种相位调整方法、相关设备和通信系统 |
CN108173801B (zh) * | 2018-02-26 | 2020-09-08 | 重庆邮电大学 | 一种基于星座点分类排列的索引调制传输系统 |
US10797727B1 (en) * | 2018-09-21 | 2020-10-06 | Xilinx, Inc. | Low-density parity-check (LDPC) encode using an LDPC decoder |
DE102019200256B4 (de) * | 2019-01-10 | 2020-07-30 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verschachteler |
CN110324048B (zh) * | 2019-06-24 | 2020-12-08 | 华中科技大学 | 一种通信调制系统中ra-ldpc-cc的编码方法及编码器 |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10048872A1 (de) * | 2000-10-02 | 2002-04-25 | Infineon Technologies Ag | Abschnittsweise Entschachtelung |
KR20050039726A (ko) * | 2001-11-05 | 2005-04-29 | 노키아 코포레이션 | 통신 시스템을 위해 부분적으로 채우는 블록 인터리버 |
KR100927144B1 (ko) * | 2002-10-19 | 2009-11-18 | 삼성전자주식회사 | 램덤화 특성이 개선된 내부 인터리버를 가지는 디지털방송시스템의 전송장치 및 그의 전송방법 |
US7702968B2 (en) * | 2004-02-27 | 2010-04-20 | Qualcomm Incorporated | Efficient multi-symbol deinterleaver |
JP4534128B2 (ja) * | 2004-03-05 | 2010-09-01 | ソニー株式会社 | 符号化方法および装置 |
CN101924565B (zh) * | 2004-04-02 | 2014-10-15 | 苹果公司 | Ldpc编码器、解码器、系统及方法 |
US7281192B2 (en) * | 2004-04-05 | 2007-10-09 | Broadcom Corporation | LDPC (Low Density Parity Check) coded signal decoding using parallel and simultaneous bit node and check node processing |
KR20060097503A (ko) * | 2005-03-11 | 2006-09-14 | 삼성전자주식회사 | 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널인터리빙/디인터리빙 장치 및 그 제어 방법 |
US7584400B2 (en) * | 2005-04-15 | 2009-09-01 | Trellisware Technologies, Inc. | Clash-free irregular-repeat-accumulate code |
US7793190B1 (en) * | 2005-08-10 | 2010-09-07 | Trellisware Technologies, Inc. | Reduced clash GRA interleavers |
US7830957B2 (en) * | 2006-05-02 | 2010-11-09 | Qualcomm Incorporated | Parallel bit interleaver for a wireless system |
JP4856605B2 (ja) * | 2006-08-31 | 2012-01-18 | パナソニック株式会社 | 符号化方法、符号化装置、及び送信装置 |
US7783952B2 (en) * | 2006-09-08 | 2010-08-24 | Motorola, Inc. | Method and apparatus for decoding data |
CN101162907B (zh) * | 2006-10-10 | 2010-11-03 | 华为技术有限公司 | 一种利用低密度奇偶校验码实现编码的方法及装置 |
KR101119302B1 (ko) * | 2007-04-20 | 2012-03-19 | 재단법인서울대학교산학협력재단 | 통신 시스템에서 저밀도 패리티 검사 부호 부호화 장치 및방법 |
US8254245B2 (en) * | 2007-04-27 | 2012-08-28 | Lg Electronics Inc. | Method for transmitting downlink control channel in a mobile communications system and a method for mapping the control channel to physical resource using block interleaver in a mobile communications system |
DK2056549T3 (da) * | 2007-10-30 | 2013-02-04 | Sony Corp | Databehandlingsanordning og -fremgangsmåde |
JP4583431B2 (ja) * | 2007-11-13 | 2010-11-17 | パナソニック株式会社 | 変調器及び変調方法 |
TWI459724B (zh) | 2007-11-26 | 2014-11-01 | Sony Corp | Data processing device and data processing method |
TWI410055B (zh) * | 2007-11-26 | 2013-09-21 | Sony Corp | Data processing device, data processing method and program product for performing data processing method on computer |
TWI538415B (zh) | 2007-11-26 | 2016-06-11 | Sony Corp | Data processing device and data processing method |
TWI497920B (zh) | 2007-11-26 | 2015-08-21 | Sony Corp | Data processing device and data processing method |
WO2009088911A1 (en) * | 2008-01-09 | 2009-07-16 | Nortel Networks Limited | Mapping of distributed resource block indices to physical resource blocks |
US8161348B2 (en) * | 2008-02-05 | 2012-04-17 | Agere Systems Inc. | Systems and methods for low cost LDPC decoding |
EP2254250B1 (en) | 2008-03-03 | 2015-05-27 | RAI RADIOTELEVISIONE ITALIANA (S.p.A.) | Bit permutation patterns for LDPC coded modulation and 64QAM constellations |
WO2009116204A1 (ja) * | 2008-03-18 | 2009-09-24 | ソニー株式会社 | データ処理装置、及びデータ処理方法 |
WO2010024914A1 (en) * | 2008-08-29 | 2010-03-04 | Thomson Licensing | System and method for reusing dvb-s2 ldpc codes in dvb-c2 |
WO2010039257A1 (en) * | 2008-10-03 | 2010-04-08 | Thomson Licensing | Method and apparatus for adapting a bit interleaver to ldpc codes and modulations under awgn channel conditions using binary erasure surrogate channels |
US8219874B2 (en) * | 2009-02-19 | 2012-07-10 | Nec Laboratories America, Inc. | Multi-dimensional LDPC coded modulation for high-speed optical transmission systems |
CN101488761B (zh) * | 2009-02-27 | 2011-01-19 | 北京交通大学 | 一种无短环无低码重码的ldpc码构造方法 |
US8532209B2 (en) * | 2010-11-24 | 2013-09-10 | Trellis Phase Communications, Lp | Methods, apparatus, and systems for coding with constrained interleaving |
CN102055485A (zh) * | 2010-12-24 | 2011-05-11 | 中国人民解放军理工大学 | 准循环低密度奇偶校验码及其修正和线性编码方法 |
US8656245B2 (en) * | 2011-04-13 | 2014-02-18 | California Institute Of Technology | Method of error floor mitigation in low-density parity-check codes |
EP2525497A1 (en) | 2011-05-18 | 2012-11-21 | Panasonic Corporation | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
EP2525498A1 (en) * | 2011-05-18 | 2012-11-21 | Panasonic Corporation | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
EP2525496A1 (en) * | 2011-05-18 | 2012-11-21 | Panasonic Corporation | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
EP2525495A1 (en) * | 2011-05-18 | 2012-11-21 | Panasonic Corporation | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
-
2011
- 2011-05-18 EP EP11004127A patent/EP2525498A1/en not_active Withdrawn
-
2012
- 2012-05-18 ES ES12785964.3T patent/ES2549656T3/es active Active
- 2012-05-18 JP JP2013515008A patent/JP5749799B2/ja active Active
- 2012-05-18 CN CN201710113501.4A patent/CN107104679B/zh active Active
- 2012-05-18 EP EP12785964.3A patent/EP2566056B1/en active Active
- 2012-05-18 CN CN201710114476.1A patent/CN107094025B/zh active Active
- 2012-05-18 US US14/115,760 patent/US9100049B2/en active Active
- 2012-05-18 ES ES18185973T patent/ES2902352T3/es active Active
- 2012-05-18 CN CN201280022720.7A patent/CN103563256B/zh active Active
- 2012-05-18 TW TW101117770A patent/TWI569585B/zh active
- 2012-05-18 HU HUE12785964A patent/HUE026033T2/en unknown
- 2012-05-18 PL PL12785964T patent/PL2566056T3/pl unknown
- 2012-05-18 EP EP18185973.7A patent/EP3416295B1/en active Active
- 2012-05-18 EP EP15172081.0A patent/EP2940877B1/en active Active
- 2012-05-18 ES ES15172081T patent/ES2701833T3/es active Active
- 2012-05-18 WO PCT/JP2012/003264 patent/WO2012157284A1/ja active Application Filing
-
2015
- 2015-05-12 JP JP2015097361A patent/JP5898358B2/ja active Active
- 2015-06-26 US US14/752,062 patent/US9319071B2/en active Active
-
2016
- 2016-03-02 JP JP2016039789A patent/JP6072953B2/ja active Active
- 2016-03-08 US US15/063,865 patent/US9621192B2/en active Active
- 2016-12-27 JP JP2016252331A patent/JP6259063B2/ja active Active
-
2017
- 2017-02-27 US US15/443,464 patent/US10447311B2/en active Active
- 2017-11-28 JP JP2017227306A patent/JP6430613B2/ja active Active
-
2018
- 2018-10-29 JP JP2018202753A patent/JP6568288B2/ja active Active
-
2019
- 2019-08-01 JP JP2019141859A patent/JP6800290B2/ja active Active
- 2019-09-04 US US16/559,970 patent/US11115060B2/en active Active
-
2020
- 2020-11-24 JP JP2020194008A patent/JP6999010B2/ja active Active
-
2021
- 2021-08-10 US US17/398,273 patent/US11671118B2/en active Active
-
2023
- 2023-04-27 US US18/140,164 patent/US12052036B2/en active Active
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2549656T3 (es) | Entrelazador de bits para un sistema BICM con códigos de tipo QC LDPC | |
MX2019010132A (es) | Metodo y aparato para codificacion y decodificacion de comprobacion de paridad de baja densidad. | |
EA202190145A2 (ru) | Модуль параллельного перемежения битов | |
FI3681041T3 (fi) | Nopeudensovitusmenetelmät QC-LDPC-koodeille | |
ES2421942T3 (es) | Codificación eficiente de códigos LDPC usando matrices de verificación de paridad estructuradas | |
JP2016510185A5 (es) | ||
BR112016027099A2 (pt) | aparelho de transmissão | |
CL2019002870A1 (es) | Un diseño de intercalador eficiente para códigos polares. | |
MX371227B (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
ATE540480T1 (de) | Verfahren und vorrichtung zur mehrstufigen fehlerkorrektur | |
AR086484A1 (es) | Aparato para procesar datos y metodo para procesar datos | |
WO2016140516A3 (en) | Transmitter and parity permutation method thereof | |
MX2020011644A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX2019014455A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019015599A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX2019014724A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019014456A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
CO2019003587A2 (es) | Método y aparato para representación compacta de datos bioinformáticos | |
MX2019009589A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
ATE541362T1 (de) | Verkürzen und punktieren von low-density-parity- check (ldpc) codes für die kanalcodierung/- decodierung | |
ES2486323T3 (es) | Método de codificación de corrección de errores, método de decodificación y dispositivos asociados | |
MX2017011153A (es) | Transmisor y metodo de permutacion de paridad del mismo. |