ES2347275T3 - Sistema de matriz de conmutacion con arbitrajes de bus plurales por ciclo mediante un arbitro de frecuencia superior. - Google Patents

Sistema de matriz de conmutacion con arbitrajes de bus plurales por ciclo mediante un arbitro de frecuencia superior. Download PDF

Info

Publication number
ES2347275T3
ES2347275T3 ES06721044T ES06721044T ES2347275T3 ES 2347275 T3 ES2347275 T3 ES 2347275T3 ES 06721044 T ES06721044 T ES 06721044T ES 06721044 T ES06721044 T ES 06721044T ES 2347275 T3 ES2347275 T3 ES 2347275T3
Authority
ES
Spain
Prior art keywords
bus
frequency
arbitrator
referee
arbitration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
ES06721044T
Other languages
English (en)
Spanish (es)
Inventor
Jaya Prakash Subramaniam Ganasan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Application granted granted Critical
Publication of ES2347275T3 publication Critical patent/ES2347275T3/es
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Bus Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
ES06721044T 2005-02-24 2006-02-24 Sistema de matriz de conmutacion con arbitrajes de bus plurales por ciclo mediante un arbitro de frecuencia superior. Active ES2347275T3 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US66507 2005-02-24
US11/066,507 US7174403B2 (en) 2005-02-24 2005-02-24 Plural bus arbitrations per cycle via higher-frequency arbiter

Publications (1)

Publication Number Publication Date
ES2347275T3 true ES2347275T3 (es) 2010-10-27

Family

ID=36602532

Family Applications (1)

Application Number Title Priority Date Filing Date
ES06721044T Active ES2347275T3 (es) 2005-02-24 2006-02-24 Sistema de matriz de conmutacion con arbitrajes de bus plurales por ciclo mediante un arbitro de frecuencia superior.

Country Status (13)

Country Link
US (1) US7174403B2 (zh)
EP (1) EP1851641B1 (zh)
JP (2) JP2008532143A (zh)
KR (1) KR100932359B1 (zh)
CN (1) CN100565491C (zh)
AT (1) ATE474272T1 (zh)
CA (1) CA2598734C (zh)
DE (1) DE602006015429D1 (zh)
ES (1) ES2347275T3 (zh)
IL (1) IL185361A0 (zh)
RU (1) RU2370807C2 (zh)
TW (1) TWI399650B (zh)
WO (1) WO2006091843A1 (zh)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7523110B2 (en) * 2005-03-03 2009-04-21 Gravic, Inc. High availability designated winner data replication
US7532636B2 (en) * 2005-10-07 2009-05-12 Intel Corporation High bus bandwidth transfer using split data bus
US7814253B2 (en) * 2007-04-16 2010-10-12 Nvidia Corporation Resource arbiter
US8006021B1 (en) * 2008-03-27 2011-08-23 Xilinx, Inc. Processor local bus bridge for an embedded processor block core in an integrated circuit
KR101061187B1 (ko) * 2009-06-22 2011-08-31 한양대학교 산학협력단 버스 시스템 및 그 제어 장치
US8370551B2 (en) * 2010-01-08 2013-02-05 International Business Machines Corporation Arbitration in crossbar interconnect for low latency
US8713277B2 (en) 2010-06-01 2014-04-29 Apple Inc. Critical word forwarding with adaptive prediction
JP5528939B2 (ja) * 2010-07-29 2014-06-25 ルネサスエレクトロニクス株式会社 マイクロコンピュータ
KR20120041008A (ko) * 2010-10-20 2012-04-30 삼성전자주식회사 버스 시스템
US9064050B2 (en) * 2010-10-20 2015-06-23 Qualcomm Incorporated Arbitrating bus transactions on a communications bus based on bus device health information and related power management
US8787368B2 (en) * 2010-12-07 2014-07-22 Advanced Micro Devices, Inc. Crossbar switch with primary and secondary pickers
US9152598B2 (en) 2012-11-28 2015-10-06 Atmel Corporation Connecting multiple slave devices to a single master controller in bus system
KR102012699B1 (ko) 2013-01-25 2019-08-21 삼성전자 주식회사 다중 버스 시스템 및 이를 포함하는 반도체 시스템
US9407578B2 (en) * 2013-03-12 2016-08-02 Imagination Technologies Limited System and method of arbitrating access to interconnect
US9372818B2 (en) * 2013-03-15 2016-06-21 Atmel Corporation Proactive quality of service in multi-matrix system bus
US9471524B2 (en) 2013-12-09 2016-10-18 Atmel Corporation System bus transaction queue reallocation
US9230691B1 (en) * 2014-11-06 2016-01-05 Qualcomm Incorporated Shared repair register for memory redundancy
US11256651B2 (en) * 2019-04-26 2022-02-22 Qualcomm Incorporated Multiple master, multi-slave serial peripheral interface

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4620278A (en) * 1983-08-29 1986-10-28 Sperry Corporation Distributed bus arbitration according each bus user the ability to inhibit all new requests to arbitrate the bus, or to cancel its own pending request, and according the highest priority user the ability to stop the bus
US5604735A (en) * 1995-03-15 1997-02-18 Finisar Corporation High speed network switch
KR100201325B1 (ko) * 1996-03-30 1999-06-15 유기범 다중 프로세서 시스템에서 시스템 버스의 클럭속도를 향상시키는 방법
US5933610A (en) * 1996-09-17 1999-08-03 Vlsi Technology, Inc. Predictive arbitration system for PCI bus agents
JPH11184806A (ja) * 1997-12-18 1999-07-09 Fujitsu Ltd バス制御装置
JP2000148279A (ja) * 1998-11-12 2000-05-26 Funai Electric Co Ltd 電子機器
JP4573940B2 (ja) * 1999-03-19 2010-11-04 パナソニック株式会社 クロスバススイッチ装置
US6519666B1 (en) * 1999-10-05 2003-02-11 International Business Machines Corporation Arbitration scheme for optimal performance
TW468112B (en) * 1999-12-15 2001-12-11 Via Tech Inc Arbitrating method of bus between control chipsets
JP2001265711A (ja) * 2000-03-17 2001-09-28 Casio Comput Co Ltd データ転送装置およびバスシステム
US6651148B2 (en) * 2000-05-23 2003-11-18 Canon Kabushiki Kaisha High-speed memory controller for pipelining memory read transactions
US20040083226A1 (en) * 2000-05-31 2004-04-29 Alan Eaton System, mehtods, and data structures for transmitting genealogical information
DE60112701T2 (de) * 2000-12-20 2006-05-18 Fujitsu Ltd., Kawasaki Multiportspeicher auf Basis von DRAM
US20040083326A1 (en) 2002-10-29 2004-04-29 Yuanlong Wang Switch scheduling algorithm
JP2004199404A (ja) * 2002-12-18 2004-07-15 Matsushita Electric Ind Co Ltd バス調停装置およびそれを備えた半導体集積回路
US6948017B2 (en) * 2002-12-18 2005-09-20 International Business Machines Corporation Method and apparatus having dynamically scalable clock domains for selectively interconnecting subsystems on a synchronous bus
US6954821B2 (en) 2003-07-31 2005-10-11 Freescale Semiconductor, Inc. Crossbar switch that supports a multi-port slave device and method of operation
US7219177B2 (en) * 2004-11-23 2007-05-15 Winbond Electronics Corp. Method and apparatus for connecting buses with different clock frequencies by masking or lengthening a clock cycle of a request signal in accordance with the different clock frequencies of the buses

Also Published As

Publication number Publication date
JP5237351B2 (ja) 2013-07-17
IL185361A0 (en) 2008-02-09
CA2598734C (en) 2011-07-05
CN101160572A (zh) 2008-04-09
RU2370807C2 (ru) 2009-10-20
US20060190649A1 (en) 2006-08-24
CA2598734A1 (en) 2006-08-31
TWI399650B (zh) 2013-06-21
WO2006091843A1 (en) 2006-08-31
KR20070114179A (ko) 2007-11-29
JP2011090689A (ja) 2011-05-06
JP2008532143A (ja) 2008-08-14
EP1851641A1 (en) 2007-11-07
KR100932359B1 (ko) 2009-12-16
US7174403B2 (en) 2007-02-06
DE602006015429D1 (de) 2010-08-26
ATE474272T1 (de) 2010-07-15
CN100565491C (zh) 2009-12-02
EP1851641B1 (en) 2010-07-14
TW200643729A (en) 2006-12-16
RU2007135222A (ru) 2009-03-27

Similar Documents

Publication Publication Date Title
ES2347275T3 (es) Sistema de matriz de conmutacion con arbitrajes de bus plurales por ciclo mediante un arbitro de frecuencia superior.
US7461190B2 (en) Non-blocking address switch with shallow per agent queues
US6704821B2 (en) Arbitration method and circuit architecture therefore
EP1403773B1 (en) Resource management device
US7930464B2 (en) Scalable memory and I/O multiprocessor systems
US6691193B1 (en) Efficient bus utilization in a multiprocessor system by dynamically mapping memory addresses
JP3976342B2 (ja) 複数のエージェントから共用メモリに同時にアクセスできるようにする方法および装置
US5280591A (en) Centralized backplane bus arbiter for multiprocessor systems
CN102414671A (zh) 对于不同源的分级内存仲裁技术
KR20060130121A (ko) 메모리 액세스 요청들을 관리하는 방법 및 장치
US6701399B1 (en) Priority mechanism for scheduling isochronous and asynchronous transactions on a shared bus
KR20070059859A (ko) 칩 내부 회로 간의 데이터 전송을 위한 통신 시스템
US7096293B2 (en) Dynamic bus arbitration method and bus arbiter
US20090077289A1 (en) Bus interconnect with flow control
US20060248247A1 (en) Apparatus and method for controlling access to a memory
JP2008059047A (ja) 情報処理システム及びこの制御方法
KR100210404B1 (ko) 공유 메모리 억세스 제어장치
JP2007128196A (ja) 情報処理システム及び情報処理システムの制御方法
JP2006031426A (ja) 共有バス調停システム
JPH04257958A (ja) 情報処理装置
JP2008102652A (ja) バスシステム