EP3775334A1 - Nukleationsschicht-abscheideverfahren - Google Patents
Nukleationsschicht-abscheideverfahrenInfo
- Publication number
- EP3775334A1 EP3775334A1 EP19718284.3A EP19718284A EP3775334A1 EP 3775334 A1 EP3775334 A1 EP 3775334A1 EP 19718284 A EP19718284 A EP 19718284A EP 3775334 A1 EP3775334 A1 EP 3775334A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- starting material
- layer
- gaseous starting
- main group
- deposited
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3438—Doping during depositing
- H10P14/3441—Conductivity type
- H10P14/3442—N-type
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/02—Pretreatment of the material to be coated
- C23C16/0209—Pretreatment of the material to be coated by heating
- C23C16/0218—Pretreatment of the material to be coated by heating in a reactive atmosphere
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/301—AIII BV compounds, where A is Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C23C16/303—Nitrides
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/16—Controlling or regulating
- C30B25/165—Controlling or regulating the flow of the reactive gases
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
- C30B25/183—Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/015—Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
- H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
- H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
- H10D30/475—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
- H10D62/854—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs further characterised by the dopants
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2902—Materials being Group IVA materials
- H10P14/2905—Silicon, silicon germanium or germanium
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3202—Materials thereof
- H10P14/3214—Materials thereof being Group IIIA-VA semiconductors
- H10P14/3216—Nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3242—Structure
- H10P14/3244—Layer structure
- H10P14/3248—Layer structure consisting of two layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
- H10P14/3416—Nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/36—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done before the formation of the materials
- H10P14/3602—In-situ cleaning
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/82—Heterojunctions
- H10D62/824—Heterojunctions comprising only Group III-V materials heterojunctions, e.g. GaN/AlGaN heterojunctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
- H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
Definitions
- the invention relates to a method for depositing a nucleation layer consisting of elements of the III and V main groups directly on the surface of a substrate of an element of the main group IV, together with one containing the element of the III main group first gaseous starting material, a second gaseous starting material containing the element of the V main group is brought into a process chamber containing the substrate at a process temperature of greater than 500 ° C. At least at the beginning of the deposition of the nucleation layer, a gaseous starting material containing an element of the V main group is additionally fed into the process chamber, which effects doping in the layer.
- the invention further relates to a layer sequence produced by the method, in particular an HFET transistor.
- JP 2013030725 A A generic method is described in JP 2013030725 A.
- silicon is to be incorporated into the nucleation layer as a dopant in a high concentration in order to suppress mechanical bending.
- HFETs High Electron Mobility Transistor
- heterostructure field-effect transistors consist of a layer sequence in which a nucleation layer of A1N is first deposited on a silicon substrate. On the nucleation layer, a buffer layer of GaN is deposited. On the buffer layer, an AlGaN layer is deposited as an active layer, so a two-dimensional electron gas is formed between the active layer and the buffer layer.
- a third gaseous starting material is fed into the process chamber together with the first and second gaseous starting material, the third gaseous starting material exhibiting a certain doping effect.
- the first and the second gaseous starting material are fed into the process chamber such that a stoichiometrically correct multicomponent crystal, in particular III-V crystal, is deposited on the surface of the substrate.
- the substrate is a silicon substrate with a (111) or (llO) orientation.
- the Ele- of the III main group may be aluminum, but also gallium or indium; the element of the V main group can be nitrogen, but also arsenic or phosphorus.
- the first gaseous starting material may be an aluminum, gallium or indium-containing organometallic compound, for example TMA1.
- the second gaseous starting material may be a V-hydrogen compound, in particular a nitrogen-hydrogen compound, for example NEh.
- the process temperatures at which the nucleation layer is deposited, in which preferably aluminum and nitrogen are incorporated in a 1: 1 ratio, are in the range between 800 and 1200 ° C.
- the deposition process is carried out at a total pressure of 30 to 300 mbar.
- the molar ratio of di- th gaseous starting material for the first gaseous starting material ie preferably Getting Connected of the nitrogen to the aluminum compound V, about 10 to 5,000.
- the growth rate of the nucleation layer set via the partial pressure of the first gaseous starting material (III main group) is preferably between 0.01 and 2 gm / h.
- a third gaseous starting material is fed into the process chamber, which results in an n-doping, in particular a weak n-doping, the dopant concentration in the layer being lower as lxl0 19 cnr 3 .
- This third starting material which has the function of a dopant, can be fed both over the entire duration of the deposition of the nucleation layer and only partially at the beginning of the deposition of the nucleation layer.
- Suitable starting materials are the water compounds of silicon or germanium.
- the third gaseous starting material may correspond, for example, to the structural formula Si n H 2n + 2 or Ge n H 2n + 2. In principle, any silicon or germanium-containing gaseous starting material comes into consideration.
- the partial pressure of the third gaseous starting material or the gas flow of the third gaseous starting material into the process chamber is preferably set such that the dopant level is in the range of 1 ⁇ 10 17 to 1 x 10 18 cnr 3 lies.
- an AlN nucleation layer is applied to the surface of a silicon substrate by feeding together with TM Al and NTh a silicon hydrogen compound or a germanium hydrogen compound, for example silane or german, into the process chamber.
- a buffer layer be deposited on the nucleation layer which consists of the material system of the group III nitrides, in particular AlN, GaN, InN, AlGaN, InGaN or AlInGaN.
- the further layers can also be doped.
- one or more active layers may be deposited on the at least one buffer layer, which are necessary for generating a heterostructure field effect transistor with a two-dimensional electron gas between, for example, an active layer and the buffer layer or between two active layers.
- active layers may be deposited on the at least one buffer layer, which are necessary for generating a heterostructure field effect transistor with a two-dimensional electron gas between, for example, an active layer and the buffer layer or between two active layers.
- GaN / AlN, GaN / AlGaN, GaN / AlInn, InGaN / AlN, InGaN / GaN and / or InGaN / AlInH heterostructures are suitable.
- the invention further relates to a layer sequence produced by the method consisting of a III-V nucleation layer deposited on a silicon substrate and doped with an element of the V main group.
- the nucleation layer carries at least one buffer layer of one III-V material.
- a two-dimensional electron gas is created between a buffer layer and an active layer.
- 1 schematically shows the layer structure of a high-electron mobility transistor
- FIG. 2 schematically shows a CVD reactor for depositing the layer sequence shown in FIG. 1 and FIG. 2
- A1N / Si structure with different dopants in the A1N layer with different dopants in the A1N layer.
- FIG. 1 shows schematically the structure of a HEMT, in which on the surface 2 of a silicon substrate 1, a nucleation layer 3 has been deposited. Before depositing the nucleation layer 3, the surface 2 of the silicon substrate 1 is appropriately prepared.
- the actual epitaxial deposition of the AlN nucleation S chicht 3 is carried out by simultaneous introduction of TMA1 and NEE.
- the nucleation layer 3 can be deposited in a multi-stage process, whereby the temperature, the pressure and the gas flows can be changed.
- the temperature range for the deposition of the nucleation layer 3 is typically in the range between 800 and 1200 ° C., the total pressure inside the process chamber 8 being in the range between 30 and 300 mbar.
- the gaseous starting materials are fed into the process chamber 8 together with a carrier gas, for example hydrogen, through a gas inlet element 11.
- a carrier gas for example hydrogen
- one or more substrates 1, which are coated with the nucleation layer 3 are located on a susceptor 9 heated by a heating device 10.
- Gaseinlassor- gan 11 are in a molar ratio of V starting material to starting material III in the range from 10 to 5000, the gaseous precursors fed into the process chamber 8 and in particular TMA1 and NH 3.
- the flow rates of the gaseous starting materials are adjusted so that the growth rate of the AlN nucleation layer 3 is in the range between 0.01 and 2 gm / h.
- This third gaseous starting material is preferably silane or germanium with the structural formula Si n H 2n + 2 or Ge n H 2n + 2.
- Figure 3 shows a significant reduction in the attenuation at dopant concentrations of 2 x 10 17 cm 1 and 5 x 10 c 1 , whereas at a higher doping of 1 x 10 18 cm 1, the attenuation increases again and about the value of undoped A1N occupies.
- a GaN buffer layer 4 and then an active AlGaN layer 6 are then deposited in a known manner, so that a two-dimensional electron gas is formed at the interface 5 between the buffer layer 4 and the active layer 6.
- gate contacts, source contacts and drain contacts are produced in a known manner.
- a process characterized in that the process temperature is in a range between 800 ° C and 1200 ° C, preferably between 950 ° C and 1050 ° C.
- Main group is nitrogen and / or the second gaseous starting material is NEE.
- a method which is characterized in that a buffer layer 4, in particular of AlN, is deposited on the nucleation layer 3 and an active layer 6 is deposited on the buffer layer 4 in such a way that at the interface 5 between the active layer 6 and Buffer layer 4 forms a two-dimensional electron gas and / or that the feed of the third gaseous starting material reduces the attenuation value of a high-frequency attenuation.
- a layer sequence which is characterized in that a
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Mechanical Engineering (AREA)
- Inorganic Chemistry (AREA)
- Junction Field-Effect Transistors (AREA)
- Chemical Vapour Deposition (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE102018108604.0A DE102018108604A1 (de) | 2018-04-11 | 2018-04-11 | Nukleationsschicht-Abscheideverfahren |
| PCT/EP2019/059010 WO2019197433A1 (de) | 2018-04-11 | 2019-04-10 | Nukleationsschicht-abscheideverfahren |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| EP3775334A1 true EP3775334A1 (de) | 2021-02-17 |
Family
ID=66223683
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP19718284.3A Pending EP3775334A1 (de) | 2018-04-11 | 2019-04-10 | Nukleationsschicht-abscheideverfahren |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US11887848B2 (de) |
| EP (1) | EP3775334A1 (de) |
| JP (1) | JP7441794B2 (de) |
| KR (1) | KR102583794B1 (de) |
| CN (1) | CN112135933B (de) |
| DE (1) | DE102018108604A1 (de) |
| TW (1) | TWI851568B (de) |
| WO (1) | WO2019197433A1 (de) |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2817995B2 (ja) * | 1990-03-15 | 1998-10-30 | 富士通株式会社 | ▲iii▼―▲v▼族化合物半導体ヘテロ構造基板および▲iii▼―▲v▼族化合物ヘテロ構造半導体装置 |
| JP4432180B2 (ja) * | 1999-12-24 | 2010-03-17 | 豊田合成株式会社 | Iii族窒化物系化合物半導体の製造方法、iii族窒化物系化合物半導体素子及びiii族窒化物系化合物半導体 |
| JP3679720B2 (ja) * | 2001-02-27 | 2005-08-03 | 三洋電機株式会社 | 窒化物系半導体素子および窒化物系半導体の形成方法 |
| US8269253B2 (en) * | 2009-06-08 | 2012-09-18 | International Rectifier Corporation | Rare earth enhanced high electron mobility transistor and method for fabricating same |
| JP5919703B2 (ja) * | 2011-06-24 | 2016-05-18 | サンケン電気株式会社 | 半導体装置 |
| JP6244769B2 (ja) * | 2013-09-19 | 2017-12-13 | 富士通株式会社 | 半導体装置及び半導体装置の製造方法 |
| JP6331695B2 (ja) * | 2014-05-28 | 2018-05-30 | 三菱電機株式会社 | 半導体素子の製造方法 |
| KR102308342B1 (ko) * | 2015-01-09 | 2021-10-01 | 스웨간 에이비 | 반도체 소자 구조 및 그 제조 방법 |
| JP6493523B2 (ja) * | 2015-05-08 | 2019-04-03 | 富士通株式会社 | 半導体装置及び半導体装置の製造方法 |
| US9917156B1 (en) | 2016-09-02 | 2018-03-13 | IQE, plc | Nucleation layer for growth of III-nitride structures |
| JP6264485B2 (ja) * | 2017-03-06 | 2018-01-24 | 富士通株式会社 | 化合物半導体装置及びその製造方法 |
| TWI624872B (zh) * | 2017-07-20 | 2018-05-21 | Nuvoton Technology Corporation | 氮化物半導體元件 |
| US12295162B2 (en) * | 2018-01-25 | 2025-05-06 | Hunan San'an Semiconductor Co., Ltd. | Epitaxial structure for high-electron-mobility transistor and method for manufacturing the same |
-
2018
- 2018-04-11 DE DE102018108604.0A patent/DE102018108604A1/de active Pending
-
2019
- 2019-04-10 KR KR1020207032374A patent/KR102583794B1/ko active Active
- 2019-04-10 TW TW108112517A patent/TWI851568B/zh active
- 2019-04-10 JP JP2020554883A patent/JP7441794B2/ja active Active
- 2019-04-10 WO PCT/EP2019/059010 patent/WO2019197433A1/de not_active Ceased
- 2019-04-10 EP EP19718284.3A patent/EP3775334A1/de active Pending
- 2019-04-10 CN CN201980032612.XA patent/CN112135933B/zh active Active
- 2019-04-10 US US17/046,714 patent/US11887848B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2021520643A (ja) | 2021-08-19 |
| DE102018108604A1 (de) | 2019-10-17 |
| WO2019197433A1 (de) | 2019-10-17 |
| TWI851568B (zh) | 2024-08-11 |
| US11887848B2 (en) | 2024-01-30 |
| KR20200141081A (ko) | 2020-12-17 |
| CN112135933A (zh) | 2020-12-25 |
| KR102583794B1 (ko) | 2023-09-27 |
| US20220051893A1 (en) | 2022-02-17 |
| TW201945573A (zh) | 2019-12-01 |
| JP7441794B2 (ja) | 2024-03-01 |
| CN112135933B (zh) | 2023-02-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE10392313B4 (de) | Auf Galliumnitrid basierende Vorrichtungen und Herstellungsverfahren | |
| DE69203736T3 (de) | Kristallzuchtverfahren für Halbleiter auf Galliumnitrid-Basis. | |
| DE102020107205B4 (de) | Raue Pufferschicht für Gruppe-III-V-Vorrichtungen auf Silizium und Verfahren zur deren Herstellung | |
| DE102015117874B4 (de) | Transistoren hoher elektronenmobilität und verfahren zu deren oberflächenbehandlung und passivierung | |
| DE102011100241A1 (de) | Nitride Semiconductor Device | |
| DE112016005022T5 (de) | Epitaxialsubstrat für halbleiterelemente, halbleiterelement und produktionsverfahren für epitaxialsubstrate für halbleiterelemente | |
| DE112007002162T5 (de) | Verfahren zur Herstellung eines Halbleiterepitaxialkristallsubstrats | |
| DE112014003533T5 (de) | Halbleiterwafer und Verfahren zur Herstellung des Halbleiterwafers | |
| DE102010047708A1 (de) | Gruppe-III-V-Halbleiterbauteil mit Zwischenschichten zur Verspannungsentlastung | |
| DE112017008243T5 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung und Halbleitervorrichtung | |
| WO2007025930A1 (de) | Halbleitersubstrat sowie verfahren und maskenschicht zur herstellung eines freistehenden halbleitersubstrats mittels der hydrid-gasphasenepitaxie | |
| DE102005018318B4 (de) | Nitridhalbleitervorrichtung und deren Herstellungsverfahren | |
| DE102004055038B4 (de) | Nitridhalbleitervorrichtung und deren Herstellungsverfahren | |
| DE112011105130T5 (de) | Verfahren zum Herstellen von elektronischen Nitrid-Bauelementen | |
| DE112016005025T5 (de) | Epitaxialsubstrat für halbleiterelemente, halbleiterelement und produktionsverfahren für epitaxialsubstrate für halbleiterelemente | |
| DE112011105316T5 (de) | Halbleitervorrichtung und Verfahren zur Herstellung derselben | |
| DE112013001972T5 (de) | Verfahren zum Herstellen von Nitrid-Halbleitervorrichtungen | |
| DE102019212821B4 (de) | Verfahren und Vorrichtung zur Herstellung einer Schicht, damit versehenes Substrat und dessen Verwendung | |
| DE112007000059T5 (de) | Verfahren zum Ausbilden einer Verbindungshalbleiterschicht von P-Typ | |
| WO2012035135A1 (de) | Halbleiterchip und verfahren zu dessen herstellung | |
| DE112019006829T5 (de) | Halbleitervorrichtung und Verfahren zur Herstellung der Halbleitervorrichtung | |
| WO2019197433A1 (de) | Nukleationsschicht-abscheideverfahren | |
| DE102015213501B4 (de) | Verfahren zum Herstellen einer Nitrid-Halbleitervorrichtung | |
| EP3811415A1 (de) | Halbleiterschichtstapel und verfahren zu dessen herstellung | |
| WO2019145216A1 (de) | Verfahren zur herstellung eines nitrid-verbindungshalbleiter-bauelements |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
| 17P | Request for examination filed |
Effective date: 20201104 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| AX | Request for extension of the european patent |
Extension state: BA ME |
|
| DAV | Request for validation of the european patent (deleted) | ||
| DAX | Request for extension of the european patent (deleted) | ||
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
| 17Q | First examination report despatched |
Effective date: 20240216 |