EP1897125A4 - Verfahren zum herstellen von dislokationsfreien verspannten kristallinen filmen - Google Patents
Verfahren zum herstellen von dislokationsfreien verspannten kristallinen filmenInfo
- Publication number
- EP1897125A4 EP1897125A4 EP05794703A EP05794703A EP1897125A4 EP 1897125 A4 EP1897125 A4 EP 1897125A4 EP 05794703 A EP05794703 A EP 05794703A EP 05794703 A EP05794703 A EP 05794703A EP 1897125 A4 EP1897125 A4 EP 1897125A4
- Authority
- EP
- European Patent Office
- Prior art keywords
- crystalline films
- strained crystalline
- producing dislocation
- free strained
- free
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000004519 manufacturing process Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/185—Joining of semiconductor bodies for junction formation
- H01L21/187—Joining of semiconductor bodies for junction formation by direct bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Recrystallisation Techniques (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/168,171 US7262112B2 (en) | 2005-06-27 | 2005-06-27 | Method for producing dislocation-free strained crystalline films |
PCT/US2005/022683 WO2007001299A1 (en) | 2005-06-27 | 2005-06-28 | Method for producing dislocation-free strained crystalline films |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1897125A1 EP1897125A1 (de) | 2008-03-12 |
EP1897125A4 true EP1897125A4 (de) | 2011-08-10 |
Family
ID=37568081
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP05794703A Withdrawn EP1897125A4 (de) | 2005-06-27 | 2005-06-28 | Verfahren zum herstellen von dislokationsfreien verspannten kristallinen filmen |
Country Status (6)
Country | Link |
---|---|
US (2) | US7262112B2 (de) |
EP (1) | EP1897125A4 (de) |
JP (1) | JP5107911B2 (de) |
KR (1) | KR101133871B1 (de) |
CN (1) | CN100541725C (de) |
WO (1) | WO2007001299A1 (de) |
Families Citing this family (54)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7829152B2 (en) * | 2006-10-05 | 2010-11-09 | Lam Research Corporation | Electroless plating method and apparatus |
JP4624131B2 (ja) * | 2005-02-22 | 2011-02-02 | 三洋電機株式会社 | 窒化物系半導体素子の製造方法 |
US7544584B2 (en) * | 2006-02-16 | 2009-06-09 | Micron Technology, Inc. | Localized compressive strained semiconductor |
US20070241351A1 (en) * | 2006-04-14 | 2007-10-18 | Applied Materials, Inc. | Double-sided nitride structures |
US7575982B2 (en) * | 2006-04-14 | 2009-08-18 | Applied Materials, Inc. | Stacked-substrate processes for production of nitride semiconductor structures |
US7485544B2 (en) * | 2006-08-02 | 2009-02-03 | Micron Technology, Inc. | Strained semiconductor, devices and systems and methods of formation |
US8962447B2 (en) * | 2006-08-03 | 2015-02-24 | Micron Technology, Inc. | Bonded strained semiconductor with a desired surface orientation and conductance direction |
US7968960B2 (en) | 2006-08-18 | 2011-06-28 | Micron Technology, Inc. | Methods of forming strained semiconductor channels |
US8367518B2 (en) | 2008-05-30 | 2013-02-05 | Alta Devices, Inc. | Epitaxial lift off stack having a multi-layered handle and methods thereof |
JP5343419B2 (ja) * | 2008-06-27 | 2013-11-13 | 住友電気工業株式会社 | 成膜方法 |
US8673163B2 (en) * | 2008-06-27 | 2014-03-18 | Apple Inc. | Method for fabricating thin sheets of glass |
US7810355B2 (en) | 2008-06-30 | 2010-10-12 | Apple Inc. | Full perimeter chemical strengthening of substrates |
US7918019B2 (en) * | 2009-01-09 | 2011-04-05 | Apple Inc. | Method for fabricating thin touch sensor panels |
US9063605B2 (en) | 2009-01-09 | 2015-06-23 | Apple Inc. | Thin glass processing using a carrier |
US8501139B2 (en) * | 2009-02-26 | 2013-08-06 | Uri Cohen | Floating Si and/or Ge foils |
US8603242B2 (en) * | 2009-02-26 | 2013-12-10 | Uri Cohen | Floating semiconductor foils |
CN102388003B (zh) | 2009-03-02 | 2014-11-19 | 苹果公司 | 用于强化用于便携式电子设备的玻璃盖的技术 |
US8691663B2 (en) * | 2009-11-06 | 2014-04-08 | Alliance For Sustainable Energy, Llc | Methods of manipulating stressed epistructures |
US9778685B2 (en) | 2011-05-04 | 2017-10-03 | Apple Inc. | Housing for portable electronic device with reduced border region |
US9213451B2 (en) | 2010-06-04 | 2015-12-15 | Apple Inc. | Thin glass for touch panel sensors and methods therefor |
US10189743B2 (en) | 2010-08-18 | 2019-01-29 | Apple Inc. | Enhanced strengthening of glass |
US8824140B2 (en) | 2010-09-17 | 2014-09-02 | Apple Inc. | Glass enclosure |
US8950215B2 (en) | 2010-10-06 | 2015-02-10 | Apple Inc. | Non-contact polishing techniques for reducing roughness on glass surfaces |
US9725359B2 (en) | 2011-03-16 | 2017-08-08 | Apple Inc. | Electronic device having selectively strengthened glass |
US10781135B2 (en) | 2011-03-16 | 2020-09-22 | Apple Inc. | Strengthening variable thickness glass |
US9128666B2 (en) | 2011-05-04 | 2015-09-08 | Apple Inc. | Housing for portable electronic device with reduced border region |
WO2012154211A1 (en) * | 2011-05-06 | 2012-11-15 | National Tsing Hua University | Non-planar chip assembly |
US9944554B2 (en) | 2011-09-15 | 2018-04-17 | Apple Inc. | Perforated mother sheet for partial edge chemical strengthening and method therefor |
US9516149B2 (en) | 2011-09-29 | 2016-12-06 | Apple Inc. | Multi-layer transparent structures for electronic device housings |
US8524572B2 (en) * | 2011-10-06 | 2013-09-03 | Micron Technology, Inc. | Methods of processing units comprising crystalline materials, and methods of forming semiconductor-on-insulator constructions |
CN102437019B (zh) * | 2011-11-16 | 2014-09-24 | 西安电子科技大学 | 基于机械弯曲台的SiN埋绝缘层上单轴应变SGOI晶圆的制作方法 |
CN102437086B (zh) * | 2011-11-16 | 2014-09-24 | 西安电子科技大学 | 基于SiN埋绝缘层的机械致单轴应变GeOI晶圆的制作方法 |
CN102403259B (zh) * | 2011-11-16 | 2014-10-08 | 西安电子科技大学 | 基于机械弯曲台的单轴应变GeOI晶圆的制作方法 |
US10144669B2 (en) | 2011-11-21 | 2018-12-04 | Apple Inc. | Self-optimizing chemical strengthening bath for glass |
US10133156B2 (en) | 2012-01-10 | 2018-11-20 | Apple Inc. | Fused opaque and clear glass for camera or display window |
SG186759A1 (en) * | 2012-01-23 | 2013-02-28 | Ev Group E Thallner Gmbh | Method and device for permanent bonding of wafers, as well as cutting tool |
US8773848B2 (en) | 2012-01-25 | 2014-07-08 | Apple Inc. | Fused glass device housings |
US20130193483A1 (en) * | 2012-01-27 | 2013-08-01 | International Business Machines Corporation | Mosfet Structures Having Compressively Strained Silicon Channel |
US9946302B2 (en) | 2012-09-19 | 2018-04-17 | Apple Inc. | Exposed glass article with inner recessed area for portable electronic device housing |
US9583364B2 (en) * | 2012-12-31 | 2017-02-28 | Sunedison Semiconductor Limited (Uen201334164H) | Processes and apparatus for preparing heterostructures with reduced strain by radial compression |
CN103065938B (zh) * | 2012-12-31 | 2015-06-10 | 中国科学院上海微系统与信息技术研究所 | 一种制备直接带隙Ge薄膜的方法 |
US9459661B2 (en) | 2013-06-19 | 2016-10-04 | Apple Inc. | Camouflaged openings in electronic device housings |
JP6225562B2 (ja) * | 2013-08-30 | 2017-11-08 | 株式会社Sumco | Soiウェーハの製造方法 |
JP6184843B2 (ja) * | 2013-11-18 | 2017-08-23 | 東芝メモリ株式会社 | 基板接合方法、及び基板接合装置 |
US9837291B2 (en) * | 2014-01-24 | 2017-12-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer processing method and apparatus |
US9886062B2 (en) | 2014-02-28 | 2018-02-06 | Apple Inc. | Exposed glass article with enhanced stiffness for portable electronic device housing |
US9576827B2 (en) | 2014-06-06 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and method for wafer level bonding |
US9490158B2 (en) | 2015-01-08 | 2016-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond chuck, methods of bonding, and tool including bond chuck |
FR3064398B1 (fr) * | 2017-03-21 | 2019-06-07 | Soitec | Structure de type semi-conducteur sur isolant, notamment pour un capteur d'image de type face avant, et procede de fabrication d'une telle structure |
JP6834816B2 (ja) | 2017-07-10 | 2021-02-24 | 株式会社Sumco | シリコンウェーハの加工方法 |
EP3989272A1 (de) * | 2017-07-14 | 2022-04-27 | Sunedison Semiconductor Limited | Verfahren zur herstellung einer halbleiter-auf-isolator-struktur |
FR3077923B1 (fr) | 2018-02-12 | 2021-07-16 | Soitec Silicon On Insulator | Procede de fabrication d'une structure de type semi-conducteur sur isolant par transfert de couche |
CN111128894B (zh) * | 2020-01-17 | 2022-03-18 | 上海华力集成电路制造有限公司 | Cmos器件的沟道区的应力调节结构及应力调节方法 |
US11594431B2 (en) * | 2021-04-21 | 2023-02-28 | Tokyo Electron Limited | Wafer bonding apparatus and methods to reduce post-bond wafer distortion |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0410679A1 (de) * | 1989-07-25 | 1991-01-30 | Shin-Etsu Handotai Company Limited | Verfahren zur Vorbereitung eines Substrats für die Herstellung von Halbleiterbauelementen |
US6756285B1 (en) * | 1999-02-10 | 2004-06-29 | Commissariat A L'energie Atomique | Multilayer structure with controlled internal stresses and making same |
WO2004064132A1 (fr) * | 2002-12-09 | 2004-07-29 | Commissariat A L'energie Atomique | Procede de realisation d'une structure complexe par assemblage de structures contraintes |
US20050020094A1 (en) * | 2003-07-21 | 2005-01-27 | Micron Technology, Inc. | Strained semiconductor by full wafer bonding |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2535645B2 (ja) * | 1990-04-20 | 1996-09-18 | 富士通株式会社 | 半導体基板の製造方法 |
JPH0488657A (ja) * | 1990-07-31 | 1992-03-23 | Toshiba Corp | 半導体装置とその製造方法 |
ATE217447T1 (de) * | 1990-08-03 | 2002-05-15 | Canon Kk | Verfahren zur herstellung eines halbleiterkörpers |
FR2681472B1 (fr) * | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
JPH06196377A (ja) * | 1991-11-19 | 1994-07-15 | Sumitomo Metal Mining Co Ltd | 半導体基板の接合方法 |
US5478782A (en) * | 1992-05-25 | 1995-12-26 | Sony Corporation | Method bonding for production of SOI transistor device |
WO1993026041A1 (en) * | 1992-06-17 | 1993-12-23 | Harris Corporation | Bonded wafer processing |
JP2856030B2 (ja) * | 1993-06-29 | 1999-02-10 | 信越半導体株式会社 | 結合ウエーハの製造方法 |
JP2980497B2 (ja) * | 1993-11-15 | 1999-11-22 | 株式会社東芝 | 誘電体分離型バイポーラトランジスタの製造方法 |
FR2744285B1 (fr) * | 1996-01-25 | 1998-03-06 | Commissariat Energie Atomique | Procede de transfert d'une couche mince d'un substrat initial sur un substrat final |
US5989981A (en) * | 1996-07-05 | 1999-11-23 | Nippon Telegraph And Telephone Corporation | Method of manufacturing SOI substrate |
SG65697A1 (en) * | 1996-11-15 | 1999-06-22 | Canon Kk | Process for producing semiconductor article |
JPH11121310A (ja) * | 1997-10-09 | 1999-04-30 | Denso Corp | 半導体基板の製造方法 |
US5882987A (en) * | 1997-08-26 | 1999-03-16 | International Business Machines Corporation | Smart-cut process for the production of thin semiconductor material films |
JP3932369B2 (ja) * | 1998-04-09 | 2007-06-20 | 信越半導体株式会社 | 剥離ウエーハを再利用する方法および再利用に供されるシリコンウエーハ |
JP3697106B2 (ja) * | 1998-05-15 | 2005-09-21 | キヤノン株式会社 | 半導体基板の作製方法及び半導体薄膜の作製方法 |
JP3395661B2 (ja) * | 1998-07-07 | 2003-04-14 | 信越半導体株式会社 | Soiウエーハの製造方法 |
US6633066B1 (en) * | 2000-01-07 | 2003-10-14 | Samsung Electronics Co., Ltd. | CMOS integrated circuit devices and substrates having unstrained silicon active layers |
US20020090758A1 (en) * | 2000-09-19 | 2002-07-11 | Silicon Genesis Corporation | Method and resulting device for manufacturing for double gated transistors |
US6953735B2 (en) * | 2001-12-28 | 2005-10-11 | Semiconductor Energy Laboratory Co., Ltd. | Method for fabricating a semiconductor device by transferring a layer to a support with curvature |
FR2855909B1 (fr) * | 2003-06-06 | 2005-08-26 | Soitec Silicon On Insulator | Procede d'obtention concomitante d'au moins une paire de structures comprenant au moins une couche utile reportee sur un substrat |
WO2005027204A1 (ja) * | 2003-09-08 | 2005-03-24 | Sumco Corporation | 貼り合わせウェーハおよびその製造方法 |
US7067430B2 (en) * | 2003-09-30 | 2006-06-27 | Sharp Laboratories Of America, Inc. | Method of making relaxed silicon-germanium on insulator via layer transfer with stress reduction |
US7094666B2 (en) * | 2004-07-29 | 2006-08-22 | Silicon Genesis Corporation | Method and system for fabricating strained layers for the manufacture of integrated circuits |
-
2005
- 2005-06-27 US US11/168,171 patent/US7262112B2/en active Active
- 2005-06-28 EP EP05794703A patent/EP1897125A4/de not_active Withdrawn
- 2005-06-28 KR KR1020077030232A patent/KR101133871B1/ko active IP Right Grant
- 2005-06-28 CN CNB2005800501555A patent/CN100541725C/zh active Active
- 2005-06-28 WO PCT/US2005/022683 patent/WO2007001299A1/en active Application Filing
- 2005-06-28 JP JP2008518108A patent/JP5107911B2/ja active Active
-
2007
- 2007-02-08 US US11/672,609 patent/US7265028B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0410679A1 (de) * | 1989-07-25 | 1991-01-30 | Shin-Etsu Handotai Company Limited | Verfahren zur Vorbereitung eines Substrats für die Herstellung von Halbleiterbauelementen |
US6756285B1 (en) * | 1999-02-10 | 2004-06-29 | Commissariat A L'energie Atomique | Multilayer structure with controlled internal stresses and making same |
WO2004064132A1 (fr) * | 2002-12-09 | 2004-07-29 | Commissariat A L'energie Atomique | Procede de realisation d'une structure complexe par assemblage de structures contraintes |
US20050020094A1 (en) * | 2003-07-21 | 2005-01-27 | Micron Technology, Inc. | Strained semiconductor by full wafer bonding |
Also Published As
Publication number | Publication date |
---|---|
JP5107911B2 (ja) | 2012-12-26 |
JP2008547219A (ja) | 2008-12-25 |
KR101133871B1 (ko) | 2012-04-06 |
US20060292822A1 (en) | 2006-12-28 |
KR20080040638A (ko) | 2008-05-08 |
WO2007001299A1 (en) | 2007-01-04 |
EP1897125A1 (de) | 2008-03-12 |
CN100541725C (zh) | 2009-09-16 |
CN101203943A (zh) | 2008-06-18 |
US7262112B2 (en) | 2007-08-28 |
US7265028B2 (en) | 2007-09-04 |
US20070128830A1 (en) | 2007-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1897125A4 (de) | Verfahren zum herstellen von dislokationsfreien verspannten kristallinen filmen | |
EP1964662A4 (de) | Verfahren zur herstellung einer langen schräggeformten folie | |
EP1767528A4 (de) | Verfahren zur herstellung einer 5-hydroxy-4-thiomethylpyrazolverbindung | |
AP2914A (en) | Method for producing 4-oxoquinoline compound | |
EP1930370A4 (de) | Verfahren zur herstellung einer kristallkeimbildnerzusammensetzung und kristalline polymerzusammensetzung | |
PL1896599T3 (pl) | Sposób wytwarzania L-treoniny | |
EP2103603A4 (de) | Verfahren zur herstellung einer pyrrolidinverbindung | |
EP1782459A4 (de) | Verfahren zur herstellung von kristallinem silizium | |
EP2002963A4 (de) | Verfahren zur herstellung einer orientierten folie | |
IL183239A0 (en) | Process for preparing amorphous valsartan | |
EP1997940A4 (de) | Verfahren zur herstellung eines si-einkristallstabs nach dem cz-verfahren | |
EP1895028A4 (de) | Vorrichtung zur herstellung eines halbleiter-einkristalls | |
EG24393A (en) | Method for producing 4-nitroimidazole compound | |
ZA200804482B (en) | Method and apparatus for producing purified methyl isobutyl ketone | |
ZA200804481B (en) | Method and apparatus for producing purified methyl isobutyl ketone | |
EP1930484A4 (de) | Einkristallherstellungsverfahren | |
EP1860069A4 (de) | Verfahren zur herstellung einer zusammensetzung | |
ZA200807547B (en) | Method for producing 4-oxoquinoline compound | |
EP2143786A4 (de) | Verfahren zur dipeptidherstellung | |
EP1614774A4 (de) | Einkristallherstellungsverfahren | |
MX295359B (en) | Improved method for producing nitroguanidine derivative | |
IL192151A0 (en) | Method for producing primary amine compound | |
EP1736540A4 (de) | Verfahren zur herstellung von dipeptiden | |
EP1939301A4 (de) | Verfahren zur herstellung einer nützlichen substanz | |
PT1957269E (pt) | Processo para a produção de folhas multicolores |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20071119 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR |
|
DAX | Request for extension of the european patent (deleted) | ||
A4 | Supplementary search report drawn up and despatched |
Effective date: 20110712 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/46 20060101ALI20110706BHEP Ipc: H01L 21/30 20060101AFI20110706BHEP |
|
17Q | First examination report despatched |
Effective date: 20111028 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/18 20060101AFI20140131BHEP Ipc: H01L 21/762 20060101ALI20140131BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
INTG | Intention to grant announced |
Effective date: 20140414 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20140826 |