EP1738401A2 - Verfahren zum bearbeiten eines werkstücks an einem werkstückträger - Google Patents
Verfahren zum bearbeiten eines werkstücks an einem werkstückträgerInfo
- Publication number
- EP1738401A2 EP1738401A2 EP05731754A EP05731754A EP1738401A2 EP 1738401 A2 EP1738401 A2 EP 1738401A2 EP 05731754 A EP05731754 A EP 05731754A EP 05731754 A EP05731754 A EP 05731754A EP 1738401 A2 EP1738401 A2 EP 1738401A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- workpiece
- carrier
- workpiece carrier
- wafer
- adhesive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000000034 method Methods 0.000 title claims abstract description 67
- 238000003754 machining Methods 0.000 title claims abstract description 14
- 239000000853 adhesive Substances 0.000 claims description 29
- 230000001070 adhesive effect Effects 0.000 claims description 29
- 238000000926 separation method Methods 0.000 claims description 19
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 18
- 239000004065 semiconductor Substances 0.000 claims description 18
- 238000012545 processing Methods 0.000 claims description 14
- 239000000463 material Substances 0.000 claims description 13
- 229910052763 palladium Inorganic materials 0.000 claims description 9
- 238000000227 grinding Methods 0.000 claims description 6
- 238000003801 milling Methods 0.000 claims description 4
- 230000000087 stabilizing effect Effects 0.000 claims description 4
- 238000002513 implantation Methods 0.000 claims description 3
- 238000001459 lithography Methods 0.000 claims description 3
- 229910052709 silver Inorganic materials 0.000 claims description 3
- 239000004332 silver Substances 0.000 claims description 3
- 238000004026 adhesive bonding Methods 0.000 claims description 2
- 238000001465 metallisation Methods 0.000 claims description 2
- 239000000203 mixture Substances 0.000 claims description 2
- 230000002093 peripheral effect Effects 0.000 claims description 2
- 238000009423 ventilation Methods 0.000 claims 1
- 150000001875 compounds Chemical class 0.000 abstract 1
- 235000012431 wafers Nutrition 0.000 description 90
- 239000002131 composite material Substances 0.000 description 13
- 238000005520 cutting process Methods 0.000 description 4
- 238000011161 development Methods 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 239000000969 carrier Substances 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000012549 training Methods 0.000 description 2
- 239000004952 Polyamide Substances 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
- 239000012779 reinforcing material Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000004073 vulcanization Methods 0.000 description 1
- 238000007704 wet chemistry method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/136—Associated with semiconductor wafer handling including wafer orienting means
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/139—Associated with semiconductor wafer handling including wafer charging or discharging means for vacuum chamber
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/141—Associated with semiconductor wafer handling includes means for gripping wafer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/977—Thinning or removal of substrate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49998—Work holding
Definitions
- the invention relates to methods in which the following steps are carried out:
- the workpiece is, for example, a semi-conductor substrate made of a semiconductor material, e.g. made of silicon. Such a semiconductor substrate is also referred to as a wa.
- the workpiece carrier is, for example, also a semiconductor substrate or another suitable material. For example, the workpiece is thinned during machining.
- a fastening means is used to fasten the workpiece to the workpiece carrier, which is preferably arranged between the workpiece and the workpiece carrier in order to enable unhindered machining of the workpiece and to ensure a connection even for workpieces that are at risk of breakage.
- a semiconductor wafer is known from Japanese published patent application JP 04-188818 A, which is glued to a reinforcing material for easy handling, e.g. on a polyamide film.
- the invention is based on the consideration that, for example, rear processes on thin wafers lead to problems in handling the wafers.
- Thin wafers are in particular wafers with a thickness of less than 300 ⁇ m.
- the handling problems increase with the diameter of the wafers, i.e. especially for wafers with a diameter between 100 mm and 300 mm or with a diameter greater than 300 mm.
- many handling disadvantages remain, in particular an additional operating effort, an increased risk of breakage and restrictions in processing.
- the invention is also based on the consideration that a variety of carrier systems are conceivable so that the wafer, supported on a carrier, is stable and manageable.
- it is important to solve a multitude of problems at the same time: - maintaining a simple processing process, - ensuring a high processing temperature, - simply loosening the carrier without risk of breaking the wafer, and - relatively high stability during the process steps and during and after detaching the wafer from the carrier.
- An embodiment is particularly advantageous in which the workpiece and the workpiece carrier are connected to one another by an annular connecting means.
- the workpiece is advantageously separated from the workpiece carrier by removing parts of the workpiece and / or the workpiece carrier in at least one separation area.
- a semiconductor wafer is also used as the workpiece carrier, for example a so-called dummy wafer or a test wafer that is no longer required.
- the thickness of the carrier wafer is arbitrary.
- the width of a gap between the workpiece wafer and the carrier wafer is not critical for the implementation of the method according to the invention, so that there are no tolerances for this gap either.
- the workpiece wafer cm is connected to the carrier wafer by a ring of a substance which is resistant to high temperatures, for example by 360 ° bonding.
- a connection means which consists of palladium or contains palladium is, for example, suitable as the connection means.
- This ring-shaped connection point can be located, for example, on the edge of the wafer, i.e. outside the active chip area.
- the connections are resistant to high temperatures and can be detached again if necessary. In one configuration, however, loosening of the connections is not necessary because the connection is made around or at the connection point. If the connection point is disconnected, the connection is destroyed.
- the workpiece wafer can be processed further with commercially available systems, for example with an ion implanter, with a CVD system (Chemical Vapor Deposition), with a sputtering system, with an exposure system, in a lithography process or in an oven process or in a thermal radiation process, for example in an RTP process (Rapid Thermal Annealing).
- CVD Chemical Vapor Deposition
- sputtering system with an exposure system, in a lithography process or in an oven process or in a thermal radiation process, for example in an RTP process (Rapid Thermal Annealing).
- RTP process Rapid Thermal Annealing
- separation takes place along a separation area in which an annular connecting means is located on a peripheral part of the workpiece or the workpiece carrier. The actual connection remains undamaged.
- the separating area which together with the edge of the workpiece or the workpiece carrier encloses a fastening part to which a connecting means is attached.
- This configuration is used in particular in the case of connecting means which are arranged on the edge of the workpiece or the workpiece carrier. In this case too, the actual connection remains undamaged, since it is disconnected around it.
- the separating area contains an interface between the workpiece or the workpiece carrier on one side and a connecting means on the other side. The interface and thus also part of the connection or the entire connection is destroyed during the disconnection, as a result of which the connection is released.
- the workpiece and workpiece carrier have the same outline. This measure allows machining systems for certain workpiece thicknesses to be used even when the workpieces are thinner. Modifications are not necessary because the thickness and the outline of the composite of workpiece and workpiece carrier correspond to the thickness and outline of an undiluted workpiece.
- the workpiece or workpiece carrier are round disks, in particular semiconductor wafers with a so-called Fiat or a notch for identifying a crystal direction.
- the workpiece consists of a semiconductor material
- a method for processing semiconductor material is carried out during processing, in particular a lithography method, a metallization method, a layer application method, a layer structuring method, an implantation method, an oven process or Thermal radiation process.
- the processing methods are carried out on the back of the workpiece, i.e. t on a side that contains no active components, e.g. Transistors.
- only parts of the workpiece carrier, but not the workpiece, are removed during the cutting. This can be achieved, for example, if the cutting tool only penetrates into a gap between the workpiece and the workpiece carrier.
- the cutting tool only penetrates into a part of the workpiece carrier.
- the complete separation of workpiece and workpiece holder is achieved by the vibration that occurs during the separation. In this case, there may be no gap between the workpiece and the workpiece carrier.
- the workpiece and workpiece carrier are glued to one another, the adhesive connection being temperature-resistant up to 200 ° C. or up to 400 ° C. or up to 800 ° C. or even up to 1200 ° C.
- the adhesive connection being temperature-resistant up to 200 ° C. or up to 400 ° C. or up to 800 ° C. or even up to 1200 ° C.
- separation can be carried out at low temperatures due to the separation processes explained above.
- a conductive adhesive is used, which is constructed, for example, on a silver base.
- Such conductive adhesives are known, for example, for heaters on car windows.
- the temperature resistance of the adhesive is increased if palladium is added or if the adhesive is completely based on palladium. The temperature resistance increases as the proportion of palladium increases.
- the invention also relates to a method with the method steps mentioned at the beginning, in which at least one fastening means is arranged between the workpiece and the workpiece carrier.
- the fastener tel is temperature stable for temperatures up to 200 ° C (degrees Celsius) or up to 400 ° C or up to 800 ° C or even up to 1200 ° C.
- a high-temperature process is carried out in which the temperature in the order for the aforementioned temperatures is, for example, greater than 150 ° C., greater than 350 ° C., greater than 700 ° C. or greater than 1000 ° C.
- the workpiece and workpiece carrier are separated at a temperature that is below the machining temperature.
- a conductive adhesive with the properties explained above is used as the fastening means, in particular a conductive adhesive based on palladium.
- the workpiece or the workpiece carrier are formed in the method according to the second aspect and in the method according to the first aspect.
- FIG. 1 shows a composite of carrier wafer and workpiece wafer on a separating device
- FIG. 2 shows a bottom view of a workpiece wafer
- FIG. 3 shows a workpiece wafer and a workpiece carrier wafer before the connection to the composite
- FIG. 4 shows a composite of workpiece wafer and workpiece carrier wafer
- FIG. 5 6 shows a workpiece wafer and a workpiece carrier wafer before the connection to the composite
- FIG. 7 shows a composite of workpiece wafer and workpiece carrier wafer after a separation process
- FIG. 8 shows a further bottom view of a workpiece wafer
- 9 shows a composite of workpiece wafer, workpiece carrier wafer and a gripper
- FIG. 10 shows a separate composite with gripper
- FIG. 11 shows a workpiece wafer and a detached gripper.
- Figure 1 shows a composite 10 of a carrier wafer 12 and a workpiece wafer 14 to be processed.
- the workpiece wafer 14 has a front side 16 on which a multiplicity of integrated circuits have been produced, e.g. CMOS
- the front 16 faces the carrier wafer 12 and is fixed with the aid of a ring 18 of conductive adhesive 20, e.g. on a palladium basis, attached to the carrier wafer 12.
- a ring 18 of conductive adhesive 20, e.g. on a palladium basis
- the workpiece wafer 14 was thinned on its rear side 22, for example with the aid of a grinding system by more than 100 ⁇ m.
- the rear side 22 was provided, for example, with a rear side contact.
- a temperature process is carried out with a processing temperature greater than 350 ° C or greater than 450 ° C.
- the rear side 22 was then attached to a saw frame 26.
- the carrier wafer 12 is first removed from the thinned workpiece wafer 14 by removing the carrier wafer 12 on the circumference by means of a saw cut, see the cross-hatched areas 27 and 28.
- the carrier wafer 12 is made on the circumference by the saw cut sawn off so far that the connection to the workpiece wafer 14 is omitted. This can easily be carried out using the saw or a milling cutter or by grinding or using a laser.
- FIG. 2 shows a bottom view of a workpiece wafer 14 on which a ring 18 made of adhesive 20 is applied.
- FIG. 3 shows a carrier wafer 12 and a workpiece wafer 14.
- a ring 18 made of adhesive 20 is arranged between the carrier wafer 12 and the workpiece wafer 14 and is intended to lead to an adhesive connection between these elements.
- the two carrier wafers 12 and workpiece wafers 14 are connected to one another in parallel and the ring 18 made of adhesive 20 is pressed together to a thickness of only 2 ⁇ m, which can be seen from FIG. 4.
- the intermediate space 24 between the workpiece wafer 14 and the carrier wafer 12 is evacuated.
- 12 small holes 29 and 30 are provided in the carrier wafer, through which the existing atmosphere can be pumped out. These holes 29 and 30 are closed or covered during further processing.
- a variant is not shown in the drawing, which can be realized in that the ring 18 made of adhesive>. ⁇ is not completely closed. In this embodiment, the ring 18 must then be completely closed after the evacuation.
- a not shown, but advantageous possibility for evacuating the intermediate space 24 is to join the workpiece wafer 14 and the carrier wafer 12 together in one chamber and to evacuate this chamber.
- FIG. 5 again shows the bottom view of the workpiece wafer 14 with the ring 18 made of adhesive 20.
- FIG. 6 repeats the illustration from FIG. 3, but holes 29 and 30 are not shown here.
- the state shown here results in the evacuation, pressing and vulcanization, so that an innate ger composite 10 of workpiece wafer 14 and carrier wafer 12 is made.
- FIG. 7 shows how a tool, for example a saw 31, a milling cutter or a grinding wheel, engages radially on the circumference of the carrier wafer 12 and removes a partial region of the carrier wafer 12, as is the case in FIG. 1 with the regions 27 and 28 has already been shown.
- the distance of the regions 27 and 28 can be dimensionally controlled so that the ring 18 made of hardened adhesive 20 remains on the workpiece wafer 14 and stabilizes it.
- the surface of the ring 20 made of adhesive 20 can then represent an interface which is created by the separating tool 31 when it is cut.
- FIG. 8 again shows a bottom view of a workpiece wafer 14 with a closed ring 18 made of adhesive 20 before being joined together to form a composite.
- FIG. 9 shows an auxiliary device in the form of a so-called “gel pack gripper” 32 for separating the composite 10.
- This type of gripper 32 is known and is used successfully in practice when separating flat substrates if they are on the ground strong adhesive forces cannot easily be separated from one another without an auxiliary device, even though they are no longer mechanically connected to one another
- the gel pack gripper 32 holds the workpiece wafer 14 firmly and a separating tool, for example a saw 31 again, saws the ring 18 radially of adhesive 20, so that the mechanical connection between workpiece wafer 14 and carrier wafer 12 is separated, but the strong adhesive forces nevertheless prevent the bond 10 from separating from these two elements 12 and 14 and only when the gel pack gripper is used 32, the separation of workpiece wafer 14 and carrier wafer 12 can take place, as is shown in simplified form in FIG. 10.
- FIG. 11 shows schematically that the gel pack gripper 32 is then separated from the workpiece wafer 14.
- a stabilizing ring 18 can remain on the surface of the workpiece wafer 14 if the further method steps require it. It is irrelevant whether the stabilizing ring 18 remains on the front 16 or the back 22.
- the present invention is suitable for applying and separating workpieces, in particular semiconductor wafers, on workpiece carriers, in particular carrier wafers, so that the workpiece wafers can be processed better, processes such as grinding, sputtering, wet chemistry (SEZ- Etch; Marangonie-Dryer; etc), Spin-Etch, Cleaning, Implantation, PVD and others are suitable.
- processes such as grinding, sputtering, wet chemistry (SEZ- Etch; Marangonie-Dryer; etc), Spin-Etch, Cleaning, Implantation, PVD and others are suitable.
- the technical terms were used, which are mainly used only as English-language terms in the professional world. i
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
- Jigs For Machine Tools (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004018249A DE102004018249B3 (de) | 2004-04-15 | 2004-04-15 | Verfahren zum Bearbeiten eines Werkstücks an einem Werkstückträger |
PCT/EP2005/051493 WO2005101459A2 (de) | 2004-04-15 | 2005-04-01 | Verfahren zum bearbeiten eines werkstücks an einem werkstückträger |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1738401A2 true EP1738401A2 (de) | 2007-01-03 |
Family
ID=34964135
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP05731754A Withdrawn EP1738401A2 (de) | 2004-04-15 | 2005-04-01 | Verfahren zum bearbeiten eines werkstücks an einem werkstückträger |
Country Status (5)
Country | Link |
---|---|
US (2) | US7892947B2 (de) |
EP (1) | EP1738401A2 (de) |
CN (2) | CN100468684C (de) |
DE (1) | DE102004018249B3 (de) |
WO (1) | WO2005101459A2 (de) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004018249B3 (de) * | 2004-04-15 | 2006-03-16 | Infineon Technologies Ag | Verfahren zum Bearbeiten eines Werkstücks an einem Werkstückträger |
DE112006003839T5 (de) | 2006-04-21 | 2009-02-26 | Infineon Technologies Ag | Verfahren zur Herstellung eines dünnen Halbleiter-Chips |
EP1923483A1 (de) * | 2006-11-02 | 2008-05-21 | Dow Corning Corporation | Abscheidung von amorphen Siliziumschichten durch Elektronzyclotron-Wellenresonanz |
US9111981B2 (en) * | 2008-01-24 | 2015-08-18 | Brewer Science Inc. | Method for reversibly mounting a device wafer to a carrier substrate |
US8852391B2 (en) | 2010-06-21 | 2014-10-07 | Brewer Science Inc. | Method and apparatus for removing a reversibly mounted device wafer from a carrier substrate |
US9263314B2 (en) | 2010-08-06 | 2016-02-16 | Brewer Science Inc. | Multiple bonding layers for thin-wafer handling |
JP5912656B2 (ja) * | 2012-02-27 | 2016-04-27 | 信越ポリマー株式会社 | 半導体ウェーハ用治具の剥離装置及び半導体ウェーハの取り扱い方法 |
JP5985880B2 (ja) * | 2012-05-08 | 2016-09-06 | 株式会社ディスコ | ウエーハの分割方法 |
JP6061731B2 (ja) * | 2013-03-01 | 2017-01-18 | 株式会社ディスコ | 表面保護部材及びウエーハの加工方法 |
JP5921473B2 (ja) * | 2013-03-21 | 2016-05-24 | 株式会社東芝 | 半導体装置の製造方法 |
US9269603B2 (en) * | 2013-05-09 | 2016-02-23 | Globalfoundries Inc. | Temporary liquid thermal interface material for surface tension adhesion and thermal control |
JP5422767B1 (ja) * | 2013-05-09 | 2014-02-19 | 信越エンジニアリング株式会社 | 貼り合わせ分離方法及び分離装置 |
US9305894B2 (en) | 2013-06-05 | 2016-04-05 | Globalfoundries Inc. | Constrained die adhesion cure process |
US9219051B2 (en) * | 2013-06-05 | 2015-12-22 | Globalfoundries Inc. | Laminate peripheral clamping to control microelectronic module BSM warpage |
DE102016112977B4 (de) | 2016-07-14 | 2023-11-09 | Infineon Technologies Ag | Verfahren zum Bearbeiten eines Halbleiter-Wafers oder mehrerer Halbleiter-Wafer und Schutzabdeckung zum Abdecken des Halbleiter-Wafers |
CN107052412B (zh) * | 2017-01-17 | 2019-05-31 | 英诺莱比(北京)科技有限公司 | 一种铣床非夹持式方式铣切毛坯正反两面的方法 |
CN113043648B (zh) * | 2021-03-08 | 2024-01-26 | 洛阳航辉新材料有限公司 | 一种平板类铸件的热等静压方法 |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4023609A (en) | 1975-06-03 | 1977-05-17 | Louver Drape, Inc. | Drapery track |
JPS60172456A (ja) * | 1984-02-13 | 1985-09-05 | Sumitomo Electric Ind Ltd | 光学部品の研磨方法 |
JPS6191936A (ja) * | 1984-10-12 | 1986-05-10 | Toshiba Ceramics Co Ltd | バツクサイドダメ−ジ加工治具 |
JPH03296242A (ja) * | 1990-04-13 | 1991-12-26 | Mitsubishi Electric Corp | ウエハ支持装置 |
JPH04188818A (ja) * | 1990-11-22 | 1992-07-07 | Mitsubishi Electric Corp | 半導体ウエハ |
DE4305750C2 (de) * | 1993-02-25 | 2002-03-21 | Unaxis Deutschland Holding | Vorrichtung zum Halten von flachen, kreisscheibenförmigen Substraten in der Vakuumkammer einer Beschichtungs- oder Ätzanlage |
JPH0758041A (ja) * | 1993-08-20 | 1995-03-03 | Toshiba Ceramics Co Ltd | サセプタ |
JP3463398B2 (ja) * | 1995-03-10 | 2003-11-05 | 株式会社デンソー | 半導体装置の製造方法 |
US6342434B1 (en) * | 1995-12-04 | 2002-01-29 | Hitachi, Ltd. | Methods of processing semiconductor wafer, and producing IC card, and carrier |
US6541989B1 (en) * | 2000-09-29 | 2003-04-01 | Motorola, Inc. | Testing device for semiconductor components and a method of using the device |
DE10054038B4 (de) * | 2000-10-31 | 2006-11-30 | Infineon Technologies Ag | Verfahren zum Trennen eines plattenförmigen Körpers, insbesondere eines Halbleiterwafers, in Einzelstücke |
JP3580287B2 (ja) | 2001-01-24 | 2004-10-20 | 宇部興産株式会社 | リチウム二次電池およびその非水電解液 |
US20020115263A1 (en) * | 2001-02-16 | 2002-08-22 | Worth Thomas Michael | Method and related apparatus of processing a substrate |
JP2002324835A (ja) * | 2001-04-26 | 2002-11-08 | Fuji Electric Co Ltd | 薄板搬送治具 |
JP2003048155A (ja) * | 2001-08-03 | 2003-02-18 | Clariant (Japan) Kk | 化学的機械的研磨装置用ウェハー保持リング |
WO2003085714A1 (fr) * | 2002-04-11 | 2003-10-16 | Sekisui Chemical Co., Ltd. | Procédé de fabrication d'une puce semi-conductrice |
WO2004032593A2 (de) * | 2002-10-07 | 2004-04-22 | Schott Ag | Dünnstsubstratträger |
DE10301245A1 (de) * | 2003-01-15 | 2004-07-29 | Infineon Technologies Ag | Verfahren zum Bearbeiten eines Werkstücks an einem Werkstückträger |
JP2005026413A (ja) * | 2003-07-01 | 2005-01-27 | Renesas Technology Corp | 半導体ウエハ、半導体素子およびその製造方法 |
JP4462997B2 (ja) * | 2003-09-26 | 2010-05-12 | 株式会社ディスコ | ウェーハの加工方法 |
JP4447280B2 (ja) * | 2003-10-16 | 2010-04-07 | リンテック株式会社 | 表面保護用シートおよび半導体ウエハの研削方法 |
US7226812B2 (en) * | 2004-03-31 | 2007-06-05 | Intel Corporation | Wafer support and release in wafer processing |
DE102004018249B3 (de) * | 2004-04-15 | 2006-03-16 | Infineon Technologies Ag | Verfahren zum Bearbeiten eines Werkstücks an einem Werkstückträger |
-
2004
- 2004-04-15 DE DE102004018249A patent/DE102004018249B3/de not_active Expired - Fee Related
-
2005
- 2005-04-01 CN CN200580019862.8A patent/CN100468684C/zh not_active Expired - Fee Related
- 2005-04-01 WO PCT/EP2005/051493 patent/WO2005101459A2/de active Application Filing
- 2005-04-01 EP EP05731754A patent/EP1738401A2/de not_active Withdrawn
- 2005-04-01 CN CN200810186369.0A patent/CN101431013B/zh not_active Expired - Fee Related
-
2006
- 2006-10-13 US US11/580,707 patent/US7892947B2/en not_active Expired - Fee Related
-
2011
- 2011-02-22 US US13/032,618 patent/US8357588B2/en active Active
Non-Patent Citations (1)
Title |
---|
See references of WO2005101459A3 * |
Also Published As
Publication number | Publication date |
---|---|
CN101431013B (zh) | 2010-09-29 |
WO2005101459B1 (de) | 2006-06-29 |
US8357588B2 (en) | 2013-01-22 |
US20110232074A1 (en) | 2011-09-29 |
CN100468684C (zh) | 2009-03-11 |
CN101431013A (zh) | 2009-05-13 |
CN1969381A (zh) | 2007-05-23 |
DE102004018249B3 (de) | 2006-03-16 |
US20070117351A1 (en) | 2007-05-24 |
WO2005101459A3 (de) | 2006-04-13 |
WO2005101459A2 (de) | 2005-10-27 |
US7892947B2 (en) | 2011-02-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2005101459A2 (de) | Verfahren zum bearbeiten eines werkstücks an einem werkstückträger | |
EP3280577B1 (de) | Verfahren zur materialsparenden waferherstellung | |
EP1924392B1 (de) | Verfahren zum durchtrennen von spröden flachmaterialien mittels laser entlang einer zuvor erzeugten spur | |
DE112013007505B4 (de) | Halbleiterelement-Fertigungsverfahren | |
DE102006046789A1 (de) | Elektronisches Bauteil und Verfahren zur Herstellung elektronischer Bauteile | |
DE102015102272A1 (de) | Halbleitervorrichtung mit einem dielektrischen Material | |
DE102015115914B4 (de) | Waferanordnung aufweisend einen Wafer und einen Wafer-Haltering | |
DE102005021048A1 (de) | Vorrichtung zum Stabilisieren eines Werkstücks bei einer Bearbeitung | |
WO2015150335A1 (de) | Verfahren zum montieren eines elektrischen bauelements, bei der eine haube zum einsatz kommt, und zur anwendung in diesem verfahren geeignete haube | |
EP2038920B1 (de) | Verfahren zur verpackung von bauelementen | |
DE102015204698B4 (de) | Verfahren zum Teilen eines Wafers | |
DE102004018250A1 (de) | Wafer-Stabilisierungsvorrichtung und Verfahren zu dessen Herstellung | |
DE112004002374T5 (de) | Verfahren und Vorrichtung zum Laser-Dicing | |
DE102014202842B4 (de) | Verfahren zum Herstellen eines mikromechanischen Bauteils | |
DE112005000448T5 (de) | Verfahren zur Umsetzung eines Wafers | |
EP0477600A1 (de) | Verfahren zum Befestigen eines mit wenigstens einem Halbleiterbauelement versehenen Halbleiterkörpers auf einem Substrat | |
DE102006032488B4 (de) | Verfahren zur Bearbeitung von Wafern | |
DE102013200868B4 (de) | Verfahren zur Herstellung einer stoffschlüssigen Verbindung und einer elektrischen Verbindung | |
DE102005039479B3 (de) | Halbleiterbauteil mit gedünntem Halbleiterchip und Verfahren zur Herstellung des gedünnten Halbleiterbauteils | |
DE2332822B2 (de) | Verfahren zum Herstellen von diffundierten, kontaktierten und oberflächenpassivierten Halbleiterbauelementen aus Halbleiterscheiben aus Silizium | |
DE10301245A1 (de) | Verfahren zum Bearbeiten eines Werkstücks an einem Werkstückträger | |
DE19822512A1 (de) | Verfahren zum Vereinzeln und Positionieren von Halbleiter-Bauteilen | |
DE60305856T2 (de) | Verfahren zum Schneiden von Halbleiterwafern | |
DE102020206233B3 (de) | Verfahren zum herstellen eines substrats und system zum herstellen eines substrats | |
EP1111671B1 (de) | Verfahren zum Herstellen einer Halbleiteranordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20061011 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR LV MK YU |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: STACHE, THILO Inventor name: SCHWAIGER, JOSEF Inventor name: MELZL, MICHAEL Inventor name: KROENINGER, WERNER Inventor name: GROMMES, WALTHER Inventor name: BRADL, STEPHAN |
|
DAX | Request for extension of the european patent (deleted) | ||
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: INFINEON TECHNOLOGIES AG |
|
17Q | First examination report despatched |
Effective date: 20110328 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20110809 |