EP1709677A1 - Passivierung tiefer isolierender trenngraeben mit versenkten abdeckschichten - Google Patents
Passivierung tiefer isolierender trenngraeben mit versenkten abdeckschichtenInfo
- Publication number
- EP1709677A1 EP1709677A1 EP05714911A EP05714911A EP1709677A1 EP 1709677 A1 EP1709677 A1 EP 1709677A1 EP 05714911 A EP05714911 A EP 05714911A EP 05714911 A EP05714911 A EP 05714911A EP 1709677 A1 EP1709677 A1 EP 1709677A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- trench
- layer
- layers
- filling
- insulating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76286—Lateral isolation by refilling of trenches with polycristalline material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/763—Polycrystalline semiconductor regions
Definitions
- the invention relates to a method for processing or treating semiconductor wafers with isolating separating trenches, for producing integrated semiconductor circuits, in particular with the aim of reducing the bending of the process wafers, as a result of which the formation of disruptive crystal defects in the further course of the process is prevented.
- the product by process product without steps in the top layer is also used.
- dielectric trench isolation In order to integrate low-voltage logic elements and high-voltage power elements in one and the same silicon circuit, it is necessary to isolate chip areas with different potentials from one another.
- dielectric trench isolation A first vertical insulation between component and substrate is realized by a buried insulating layer (usually consisting of silicon dioxide: SiO2, but in principle also other insulating layers).
- a laterally acting (vertical) isolation is achieved by etching a trench up to the buried insulating layer of an SOI pane and then refilling this deep trench with insulating layers (isolating separating trench). Only a part or lateral section of the etched trench can be filled with insulating material, the rest of the trench can then be filled with at least one conductive filler layer (e.g. polysilicon).
- planarization steps e.g. suitable etching processes or chemical mechanical polishing, the surface is leveled.
- the representative state of the art can be found, for example, in EP-A 1 184902 and EP-A 1 220 312.
- the work step for producing the isolating trench lies in the middle of the process sequence, ie further high-temperature steps follow.
- oxidation steps for the generation of thermal oxide layers are also required.
- oxidation also occurs on the vertical side walls within the isolating trench.
- polysilicon as a filling layer, there is an additional oxidation of the polysilicon on the surface, but also within the filled isolating trench.
- the cover layers are further defined by an additional photolithographic step and then etched, i.e. on the one hand, a photo mask must be created and applied to the pane, and on the other hand there is a risk of lateral misalignment of the photo mask.
- the increase in yield and an increase in the reliability of integrated circuits, which contain not only low-voltage logic elements but also high-voltage power elements, must be observed and met.
- the solution according to the invention proposes a method for producing a process wafer, the manufacture being the treatment or processing of an existing SOI wafer, by introducing specifically designed separating trenches (claims 1, 27, 31). These make it possible to better separate different chip areas which are or are introduced into the active semiconductor layer. One chip area can be on one
- the dielectric separation is carried out by insulating regions which have at least one trench, but preferably a plurality of trenches, which separate the chip regions from one another. Starting from a planar surface from which the trenches extend, they extend to a horizontally buried insulating layer that is present in SOI wafers.
- the separating trenches have at least one oxidizing material, for example a polysilicon used for backfilling, which oxidizes in an oxygen-containing atmosphere and at a temperature above room temperature.
- the oxygen-containing atmosphere is not given access to the (insulating) areas of the trench backfill by a ceiling according to the invention, which is lowered into the upper region of the trench.
- the surface can be designed in a planar manner, that is to say both above the trench and next to it and laterally spaced therefrom in the regions which extend at least along the edge of the trench and over the entire surface of the active semiconductor layer of the SOI wafer.
- At least one of the existing separating trenches is provided with insulating layers which extend vertical insulating layers down to the depth of the trench horizontal (buried) insulation layer.
- a horizontal insulating layer is formed on the top of the active semiconductor layer.
- the filling substance has a deepest depression, which is still above a level of the horizontal insulating layers.
- a horizontal section of the deposited backfill substance also arises, which not only fills the separating trench, but also comes to rest above the horizontal insulating layers and forms a backfill substance layer here.
- production of insulating layers which have horizontal and vertical portions or surface sections. Both are covered by filling the at least one trench.
- this filler substance layer is planarized. This is a "first planarization”.
- back etching back etching
- This removal into the trench reduces the fill level of the trench with the oxidizing-sensitive filling substance.
- This removal is also referred to as over-removal, which extends to a "defined first depth" of the trench, at least far above the trench floor and only in the upper section, preferably above half the trench depth or even well above this half depth 21, 22).
- the method is therefore suitable for particularly deep trenches (claims 23, 24 and 25), which extend through the entire active semiconductor layer to the buried insulating layer, and not only to a certain extent into a semiconductor substrate.
- High voltage can thus be reliably separated from low voltage in different chip areas, while avoiding the effects of oxidation on the surface of the trench if this trench is filled with an oxidation-sensitive material.
- a piece of the insulating layers is removed and a further piece of the filling layer is removed.
- the vertical portions of these layers are affected or meant here in order to maintain approximately the same height level of these layers in the separating trench or to achieve this by additional removal.
- these are also removed, so that a surface of the active semiconductor layer is exposed.
- This over-removal in particular a defined over-etching, creates in the trench a space at the top of the trench edge for receiving a cover layer which now has to be introduced and which, as a layer or layer system, protrudes beyond the level of the planar surface after application, but downwards to approximately the same height level in Trench is sufficient, supported by the other vertical layers in the trench, a backfill layer and a residual insulation layer on both sides.
- planarization reduces the ceiling, as a functional description of a layer or a layer system, by planar removal, such as with a mechanical-chemical polishing process or by a varnish planarization process, in order to in turn expose the surface of the active semiconductor layer, the trench upward oxide-inhibiting to cover and still create an extensively extending planar surface, in particular in the area of and around the trench, so that no steps arise which would make the formation of horizontal conductor tracks more difficult.
- a gettering ability of ions can be considered, as can a certain one
- Expansion coefficient The lowered cover of the separating trench makes it possible to rule out a mutual negative influence of circuit areas and trench areas, thus avoiding the migration of ions.
- a layer component can also be used to set the expansion coefficient of the overall system (claim 2, claim 4).
- silicon nitride as an oxygen-impermeable cover layer is particularly advantageous (claim 3).
- the product or intermediate product produced by the method as a processed wafer or process wafer in the sense of an at least partially processed SOI semiconductor wafer is the subject of claim 26.
- the structural properties of the process wafer characterized by claim 1 are claimed as objective protection.
- the person skilled in the art is able to recognize the structure of the wafer wafer treated or processed by the method from claim 1, so that a reference to the manufactured product of a working and manufacturing method is possible.
- Claim 28 describes the structural features in plain text without a "process”.
- the continuously flat surface relates to the cover layer and the adjacent areas, which are chip areas intended for low voltage and high voltage (claim 7).
- the level is flat and there are no steps.
- the cover layer lowered into the trench also forms a laterally acting electrical insulation which extends across the entire width of the trench without vertical insulation layers being involved in the trench walls in the height region of this cover layer (claim 13).
- the latter insulation is applied, for example, by thermal oxidation, and later completely removed with respect to the horizontal portion, but only a little bit with regard to the vertical portion, in order to make room for the lowered cover layer (claim 8, claim 10).
- the removal is defined and thus only covers a smaller part of the vertical sections (claim 12) in the trench.
- the removal in the trench takes place over the entire width of the trench between the two trench walls, which are determined by the adjacent sections of the active semiconductor layer.
- the cover layer is dielectric insulating. It is also understood that the cover layer forms an oxide barrier for the filler material located underneath. This cover layer is produced without a mask (claim 12).
- a dielectric insulation with trenches is also achieved by US-A 2003/0013272 (Hong) or by US-A 2003/0235975 (Tran).
- the trenches or their depths end in the homogeneous semiconductor material, and in the final stage of the manufacturing process, a continuous planar surface corresponding to the surface level of the semiconductor wafer is usually not reached.
- the free surface remains covered by a double layer and is not planar.
- the trenches are used to separate areas that are differently endowed. These are not intended for different potentials, such as high voltage and low voltage, or for accommodating power elements and logic elements, so that the trenches in size and design also have to withstand very different, very reduced potential differences in the prior art.
- Figure 1 illustrates a prior art.
- FIG. 2 shows an example of a trench covered according to the invention.
- Figure 3f are stations of main process steps of an isolation trench production with a planar termination of the oxygen impermeable cover layer, e.g. shown in Figure 2.
- Figure 4 is a trench structure realized on a scale.
- FIG. 1 illustrates a separating trench in vertical section of an SOI pane, in which covering layers 8, 9 are provided.
- the cover layers 8 and 9 lie on the planar surface F 'of the active semiconductor layer 3, as a result of which a disadvantageous step occurs at Fx.
- the insulating separating trench T separates two regions of different potentials, these regions 6, 7 being shown, but the different potentials only arise when a finished, processed and separated component with the associated semiconductor elements is used.
- dielectric insulation is achieved by the buried insulating layer 2 and the two insulating layers 4a, 4b, together as "insulating layers 4".
- the planar surface F 1 of the active semiconductor layer has at least two lateral steps, as a result of which the disadvantages described at the outset arise.
- the SOI example in FIG. 1 first shows a carrier layer 1, an insulating layer 2 arranged thereon and the active semiconductor layer 3, which is already structured here by the trench T with its vertical insulating layers 4a, 4b and a filling layer 5. Nevertheless, this layer 3 is to be named throughout as an active semiconductor layer, with the buried insulating layer 2, which is reached by the vertical insulating sections 4a, 4b of the insulating layer 4.
- FIG. 1 An example of a new trench structure is shown in FIG.
- the cover layer 9 is provided in such a way that it forms a plane with the planar surface F of the semiconductor wafer, ie there is no longer a step or notch. In particular in the trench area and next to it no steps are provided since the cover layer 9 is lowered into the trench.
- the same reference numerals designate the same elements, a manufacturing method being described below with which the structure according to FIG. 2 is achieved.
- one chip area 6 and the other chip area 7 are structured with low-voltage or high-voltage elements, which arise after the introduction of a new trench structure described here, by process steps of semiconductor components, which are not detailed here, but which can be assumed to be generally known , It is only necessary to state that a first potential (P1) is assigned to the chip area 6 and a second potential (P2) to the chip area 7.
- P1 first potential
- P2 second potential
- These chip areas are sections of the active semiconductor layer 3, which is preferably made of silicon.
- stepped trench structure shown in FIG. 1 it should also be said that the arrangement of the trench region T (T stands for “trench") and the two potential regions P1 (region 6) and P2 (region 7) is also determined in this respect there is no difference.
- the stepped cover in the prior art works with an oxide layer 8, which covers the trench 5, 4a, 4b or the filler layers contained therein, and is additionally covered by a cover 9 ', which additionally covers the isolated separating trench , e.g. made of Si3N4.
- FIGS. 3a to 3f a preferred method is to be illustrated using the series of figures in FIGS. 3a to 3f.
- the trench structure according to FIG. 3b is created.
- the filling substance 5 is planarized and then etched back in a defined manner, as shown in FIG. 3d.
- the cover layer 9 is then applied and then planarized, as illustrated in FIG. 3f. This can be done by mechanical-chemical polishing or by a varnish planarization process, which are known and not shown.
- the method shown does not require any further photolithographic masks to produce the separating trench cover.
- the isolating trench can also be covered in such a way that mutual negative influence on the circuit areas and the interior of the trench in the further technological process can be excluded, for example the migration of ions.
- a layer component can also be used to set the expansion coefficient of the overall system.
- the trench structure produced with a first mask, of which a trench is shown in cross section, is not shown separately as a mask, only that
- the trench 5a which runs lengthwise in the depth direction of the paper, has the depth h0. This separates the left area for, for example, high potential P1 from the right area for, for example, low potential P2.
- the trench region T which symbolizes the trench, creates a dielectric insulation, which is described below.
- the buried layer 2 is already partially opened by the trench, but is closed again in a dielectric-insulating manner in accordance with the following method steps in order to be able to block the potential difference P1-P2.
- Insulating layers 4 are applied by thermal oxidation according to FIG. 3b, so that the trench 5a is given a reduced width b1.
- the vertical sections of these insulating layers are 4a and 4b, opposite and applied to the walls of the trench.
- Horizontal sections 4a 'and 4b 1 belong to the insulating layers which are applied to the free active semiconductor layer 3, together with the vertical layer sections.
- a trench 5a 1 with a reduced width is formed, which is deeper because the horizontal sections 4a ', 4b' apply a somewhat vertical height to the top of the active semiconductor layer 3.
- a method step for filling the trench 5a ' follows. This filling takes place in such a way that at least one separating trench is filled with a filling substance, with a deepest depression 5c of a filling substance layer 5 ', 5 "formed on the surface above its level above a level 4c of the insulating layers 4 (their horizontal sections ) The depression is not drawn to scale and real, but only symbolically. Its lowest level 5c is at a height h6 from the planar surface 4c used as a reference surface.
- the filling of the separating trench with the filling substance forms a first section 5 *, which is also called vertical filler layer.
- Two horizontal filler layers with the same filler substance are named 5 'and 5 ", on either side and beyond the trench or above the horizontal insulation layer 4a' on this side or the horizontal insulation layer 4b 'on the other side.
- the horizontal fill layer has a depression.
- the thickness of the horizontal section 5 ′, 5 ′′ of the filling substance layer 5 is named h5 and is somewhat thicker than the thickness of the insulating layers 4.
- the horizontal sections 5 ', 5 "of the filling substance layer are planarized, that is, removed, so that the insulation layers, or rather their horizontal sections 4a', 4b ', are exposed again. This is the first planarization.
- the etched-back defined depth reached the etching-back dimension being named h7 and the remaining dimension h8, only reaches a small section of the depth of the trench according to FIG. 3d. It is not etched back deeper than up to half the trench depth, preferably only about% of the trench depth or far less, which can be achieved in other exemplary embodiments.
- Figure 4 illustrates a real measure
- a further etching back of the insulating layers 4 then follows, the horizontal insulating layers 4a ′, 4b ′ and a piece of the vertical insulating layers 4a, 4b being affected here.
- This etch-back also results in a defined overetching of the vertical filler layer 5 ', so that, as a result of FIG. 3e, the three vertical layers 4a, 5 * and 4b have approximately the same height level. This level is achieved by etching back by the dimension h9, based on the surface 4d of the active semiconductor layer 3.
- the actual etching back to obtain FIG. 3e compared to FIG. 3d is greater after the horizontal insulating layers 4b 'and 4a' have also been removed.
- a piece of the insulating layers and a piece of the vertical filler layer are thus removed in order to reach and form a receiving area, which lies between the trench walls and is located lower than the surface of the active semiconductor layer 3. This is exposed in accordance with FIG. 3e.
- the created opening has a width b9 and a depth h9, the latter in relation to the surface 4d.
- the application of a cover layer 9 fills this lower-lying volume and at the same time covers the level 4d, so that it projects above the level of the planar surface.
- the protrusion is understood to be upwards in the vertical direction; at the same time, after its deposition on the surface 4d of the active semiconductor layer 3, the cover layer also extends downwards to approximately the same height level in the trench region. The latter corresponds to the level of level 4d minus h9.
- This intermediate step is not shown.
- the result of the next intermediate step is then shown, in which ablative planarization takes place, for example by mechanical-chemical polishing or by a process of varnish planarization.
- the relevant process result is shown in FIG. 3f, the The volume described in FIG. 3e is filled with a cover layer 9, but at the same time the surface at level 4d gives a continuous surface, which is denoted by F.
- the active semiconductor layer 3 is also exposed.
- the separating trench cover 9 is thus obtained without an additional mask. It ensures the blocking of a potential oxidation of the filling compound 5 *, can simultaneously isolate laterally, and extends between the two trench walls without the interposition of one of the two vertical sections 4a, 4b of the insulating layer 4.
- only one layer 9 which forms a “ceiling” of the trench, it can be made of silicon nitride. It is not permeable to oxygen and is sufficiently electrically insulating.
- filling substance 5 * and cover layer 9 ensures that the semiconductor wafer is not bent in the further process.
- the upper area of the filled trench cannot oxidize, so that there are no different expansion coefficients.
- the vertical insulation layers, the filler layer and the ceiling are coordinated in a targeted manner.
- a surface F is achieved that has no steps. This applies in particular to the ditch area and the neighboring zones.
- the filling substance 5 * is electrically conductive after the dielectric insulating layers 4a, 4b have been provided. It also does not bother that this filler layer is capable of oxidation because the cover layer 9 offers a barrier against oxidation in subsequent high-temperature steps.
- Insulation strength and a relatively strong active semiconductor layer is available.
- the depth of the trench and the width of the trench can be summarized in an aspect ratio. This aspect ratio is above 10: 1 (depth to width), in particular above 15: 1. In other words, it is a deep, narrow trench, which is shown in FIG. 4 impressively.
- the depth of the second overetch was obtained in the same way to obtain FIG. 3e.
- no more is removed than up to a maximum of half the trench depth, mostly and preferably much earlier, in order not to allow the thickness of the surface layer to increase too much.
- a dimension of approximately% of the trench depth or far less is preferred, when dimensioning the trench depth as shown in FIG. 3e or FIG. 4.
- the trench depth in FIG. 3d is measured differently, since only horizontal insulating layers are provided here, but the extent of which does not have too great an effect, and are only exaggerated for clarification.
- the thickness of the layer 9 can be less than 1 ⁇ m.
- buried insulating layer e.g. SiO2
- insulating layer e.g. SiO2 (as
- filling layer e.g. Polysilicon, possibly conductive
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Element Separation (AREA)
- Insulated Conductors (AREA)
- Organic Insulating Materials (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004004942A DE102004004942A1 (de) | 2004-01-31 | 2004-01-31 | Passivierung isolierender Trenngräben von integrierten Schaltungen |
PCT/DE2005/000145 WO2005074021A1 (de) | 2004-01-31 | 2005-01-31 | Passivierung tiefer isolierender trenngraeben mit versenkten abdeckschichten |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1709677A1 true EP1709677A1 (de) | 2006-10-11 |
EP1709677B1 EP1709677B1 (de) | 2010-08-18 |
Family
ID=34801384
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP05714911A Active EP1709677B1 (de) | 2004-01-31 | 2005-01-31 | Passivierung tiefer isolierender trenngraeben mit versenkten abdeckschichten |
Country Status (5)
Country | Link |
---|---|
US (1) | US7625805B2 (de) |
EP (1) | EP1709677B1 (de) |
AT (1) | ATE478435T1 (de) |
DE (2) | DE102004004942A1 (de) |
WO (1) | WO2005074021A1 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7682977B2 (en) * | 2006-05-11 | 2010-03-23 | Micron Technology, Inc. | Methods of forming trench isolation and methods of forming arrays of FLASH memory cells |
DE102007029756A1 (de) * | 2007-06-27 | 2009-01-02 | X-Fab Semiconductor Foundries Ag | Halbleiterstruktur zur Herstellung eines Trägerwaferkontaktes in grabenisolierten SOI-Scheiben |
DE102008029235B3 (de) | 2008-06-19 | 2009-10-08 | X-Fab Semiconductor Foundries Ag | Kreuzungen von Isolationsgräben der SOI-Technologie |
US20140110777A1 (en) | 2012-10-18 | 2014-04-24 | United Microelectronics Corp. | Trench gate metal oxide semiconductor field effect transistor and fabricating method thereof |
DE102014102029A1 (de) * | 2014-02-18 | 2015-08-20 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung von Halbleiterbauelementen und Halbleiterbauelement |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1985003597A1 (en) | 1984-02-03 | 1985-08-15 | Advanced Micro Devices, Inc. | A bipolar transistor with active elements formed in slots |
JPS633429A (ja) | 1986-06-24 | 1988-01-08 | Nec Corp | 誘電体分離型半導体装置 |
US4952524A (en) * | 1989-05-05 | 1990-08-28 | At&T Bell Laboratories | Semiconductor device manufacture including trench formation |
US5244827A (en) | 1991-10-31 | 1993-09-14 | Sgs-Thomson Microelectronics, Inc. | Method for planarized isolation for cmos devices |
WO1996002070A2 (en) | 1994-07-12 | 1996-01-25 | National Semiconductor Corporation | Integrated circuit comprising a trench isolation structure and an oxygen barrier layer and method for forming the integrated circuit |
US5933746A (en) | 1996-04-23 | 1999-08-03 | Harris Corporation | Process of forming trench isolation device |
JP2000183156A (ja) | 1998-12-11 | 2000-06-30 | Oki Electric Ind Co Ltd | 誘電体分離基板及びそれを用いた半導体集積回路装置 |
JP2001168092A (ja) * | 1999-01-08 | 2001-06-22 | Toshiba Corp | 半導体装置およびその製造方法 |
US6448124B1 (en) * | 1999-11-12 | 2002-09-10 | International Business Machines Corporation | Method for epitaxial bipolar BiCMOS |
JP2002076113A (ja) | 2000-08-31 | 2002-03-15 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
KR100354439B1 (ko) * | 2000-12-08 | 2002-09-28 | 삼성전자 주식회사 | 트렌치 소자 분리막 형성 방법 |
EP1220312A1 (de) | 2000-12-29 | 2002-07-03 | STMicroelectronics S.r.l. | Verfahren zur Integration eines Halbleiterbauelements auf einem SOI Substrat mit mindestens einer dielektrisch isolierten Wanne |
WO2002069394A1 (en) | 2001-02-27 | 2002-09-06 | Fairchild Semiconductor Corporation | Process for depositing and planarizing bpsg for dense trench mosfet application |
KR100428806B1 (ko) * | 2001-07-03 | 2004-04-28 | 삼성전자주식회사 | 트렌치 소자분리 구조체 및 그 형성 방법 |
US6531377B2 (en) * | 2001-07-13 | 2003-03-11 | Infineon Technologies Ag | Method for high aspect ratio gap fill using sequential HDP-CVD |
US6780728B2 (en) * | 2002-06-21 | 2004-08-24 | Micron Technology, Inc. | Semiconductor constructions, and methods of forming semiconductor constructions |
US20040248375A1 (en) * | 2003-06-04 | 2004-12-09 | Mcneil John | Trench filling methods |
US7268057B2 (en) * | 2005-03-30 | 2007-09-11 | Micron Technology, Inc. | Methods of filling openings with oxide, and methods of forming trenched isolation regions |
-
2004
- 2004-01-31 DE DE102004004942A patent/DE102004004942A1/de not_active Withdrawn
-
2005
- 2005-01-31 WO PCT/DE2005/000145 patent/WO2005074021A1/de active Application Filing
- 2005-01-31 EP EP05714911A patent/EP1709677B1/de active Active
- 2005-01-31 AT AT05714911T patent/ATE478435T1/de not_active IP Right Cessation
- 2005-01-31 DE DE502005010102T patent/DE502005010102D1/de active Active
- 2005-01-31 US US10/586,621 patent/US7625805B2/en active Active
Non-Patent Citations (1)
Title |
---|
See references of WO2005074021A1 * |
Also Published As
Publication number | Publication date |
---|---|
US20080315346A1 (en) | 2008-12-25 |
DE502005010102D1 (de) | 2010-09-30 |
ATE478435T1 (de) | 2010-09-15 |
US7625805B2 (en) | 2009-12-01 |
DE102004004942A1 (de) | 2005-08-18 |
EP1709677B1 (de) | 2010-08-18 |
WO2005074021A1 (de) | 2005-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE4235534C2 (de) | Verfahren zum Isolieren von Feldeffekttransistoren | |
DE102010037093B4 (de) | Halbleitervorrichtung mit vergrabenen Wortleitungen | |
DE10235986A1 (de) | Nichtflüchtige Speichervorrichtung mit einer schwebenden Trap-Speicherzelle und Verfahren zur Herstellung derselben | |
EP1166350B1 (de) | Verfahren zur herstellung einer dram-struktur mit vergrabenen bitleitungen oder grabenkondensatoren | |
DE10345346A1 (de) | Verfahren zur Herstellung eines Halbleiterbauelements mit aktiven Bereichen, die durch Isolationsstrukturen voneinander getrennt sind | |
WO2001001489A1 (de) | Dram-zellenanordnung und verfahren zu deren herstellung | |
DE10234601A1 (de) | Halbleiterbauelement mit SOI-Substrat und Herstellungsverfahren hierfür | |
EP0453644B1 (de) | Verfahren zur Herstellung einer Öffnung in einem Halbleiterschichtaufbau und dessen Verwendung zur Herstellung von Kontaktlöchern | |
DE69738558T2 (de) | Verfahren zur Herstellung eines Transistors mit selbstausrichtenden Kontakten | |
DE102020116563A1 (de) | Halbleitervorrichtung und verfahren zur herstellung derselben | |
EP1709677B1 (de) | Passivierung tiefer isolierender trenngraeben mit versenkten abdeckschichten | |
DE19829862C2 (de) | Herstellungsverfahren einer Halbleitervorrichtung mit Grabentrennung | |
DE19720193A1 (de) | Integrierte Schaltungsanordnung mit mindestens zwei vertikalen MOS-Transistoren und Verfahren zu deren Herstellung | |
DE10246682A1 (de) | Halbleiter-Vorrichtung | |
DE10233195A1 (de) | Halbleitervorrichtung mit Grabenisolierung und Verfahren zu deren Herstellung | |
DE10200678B4 (de) | Verfahren zum Bearbeiten eines Substrats zum Ausbilden einer Struktur | |
DE10039185B4 (de) | Halbleitervorrichtung mit Potential-Fuse, sowie Verfahren zu ihrer Herstellung | |
DE4426604B4 (de) | Verfahren zum Bilden einer Bauelement-Grabenisolation in einem Siliziumsubstrat | |
DE102004042459B3 (de) | Verfahren zur Herstellung einer Grabenisolationsstruktur mit hohem Aspektverhältnis | |
DE10242145B4 (de) | Halbleiterbauelement mit lokaler Zwischenverbindungsschicht und Herstellungsverfahren | |
DE10359580B3 (de) | Herstellungsverfahren für einen Grabenkondensator mit einem Isolationskragen, der über einen vergrabenen Kontakt einseitig mit einem Substrat elektrisch verbunden ist, insbesondere für eine Halbleiterspeicherzelle | |
DE10230715B4 (de) | Verfahren zur Herstellung eines Vertikaltransistors | |
DE19843160A1 (de) | Halbleitervorrichtung und Herstellungsverfahren der Halbleitervorrichtung | |
EP1097471B1 (de) | Integrierte schaltungsanordnung mit mindestens einem transistor und einem kondensator und verfahren zu deren herstellung | |
DE19908446A1 (de) | DRAM-Zellenkondensator und Verfahren zu dessen Herstellung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20060731 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR |
|
DAX | Request for extension of the european patent (deleted) | ||
17Q | First examination report despatched |
Effective date: 20090326 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: GERMAN |
|
REF | Corresponds to: |
Ref document number: 502005010102 Country of ref document: DE Date of ref document: 20100930 Kind code of ref document: P |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20100818 |
|
LTIE | Lt: invalidation of european patent or patent extension |
Effective date: 20100818 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20101220 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20101218 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20101118 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FD4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20101119 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20101129 |
|
26N | No opposition filed |
Effective date: 20110519 |
|
BERE | Be: lapsed |
Owner name: X-FAB SEMICONDUCTOR FOUNDRIES A.G. Effective date: 20110131 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110131 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 502005010102 Country of ref document: DE Effective date: 20110519 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20110131 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20110930 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110131 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110131 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110131 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110131 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110131 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MM01 Ref document number: 478435 Country of ref document: AT Kind code of ref document: T Effective date: 20110131 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110131 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20110131 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100818 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R082 Ref document number: 502005010102 Country of ref document: DE Representative=s name: LEONHARD, REIMUND, DIPL.-ING., DE |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20230320 Year of fee payment: 19 |