EP1559146A1 - Utilisation de depot en couche atomique pour dispositif programmable - Google Patents

Utilisation de depot en couche atomique pour dispositif programmable

Info

Publication number
EP1559146A1
EP1559146A1 EP02761442A EP02761442A EP1559146A1 EP 1559146 A1 EP1559146 A1 EP 1559146A1 EP 02761442 A EP02761442 A EP 02761442A EP 02761442 A EP02761442 A EP 02761442A EP 1559146 A1 EP1559146 A1 EP 1559146A1
Authority
EP
European Patent Office
Prior art keywords
electrode
dielectric
memory
programmable material
contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP02761442A
Other languages
German (de)
English (en)
Inventor
Tyler A. Lowrey
Charles H. Dennison
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ovonyx Inc
Original Assignee
Ovonyx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ovonyx Inc filed Critical Ovonyx Inc
Publication of EP1559146A1 publication Critical patent/EP1559146A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20—Multistable switching devices, e.g. memristors
    • H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011—Manufacture or treatment of multistable switching devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/821—Device geometry
    • H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/841—Electrodes
    • H10N70/8413—Electrodes adapted for resistive heating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/881—Switching materials
    • H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8828—Tellurides, e.g. GeSbTe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/881—Switching materials
    • H10N70/884—Switching materials based on at least one element of group IIIA, IVA or VA, e.g. elemental or compound semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes

Definitions

  • Phase change memory devices including phase change memory devices that can be programmed by modifying the state of a phase change material.
  • RAM random access memory
  • ROM read-only memory
  • Typical memory applications include dynamic random access memory (DRAM), static random access memory (SRAM), erasable programmable read-only memory (EPROM), and electrically erasable programmable read-only memory (EEPROM).
  • DRAM dynamic random access memory
  • SRAM static random access memory
  • EPROM erasable programmable read-only memory
  • EEPROM electrically erasable programmable read-only memory
  • Solid state memory devices typically employ micro-electronic circuit elements for each memory bit (e.g., one to four transistors per bit) in memory applications. Since one or more electronic circuit elements are required for each memory bit, these devices may consume considerable chip "real estate" to store a bit of information, which limits the density of a memory chip.
  • the primary "non- volatile" memory element of these devices such as an EEPROM, typically employ a floating gate field effect transistor device that has limited re- programmability and which holds a charge on the gate of field effect transistor to store each memory bit. These classes of memory devices are also relatively slow to program.
  • Phase change memory devices use phase change materials, i.e., materials that can be electrically switched between a generally amorphous and a generally crystalline state, for electronic memory application.
  • phase change materials i.e., materials that can be electrically switched between a generally amorphous and a generally crystalline state
  • One type of memory element originally developed by Energy Conversion Devices, Inc. of Troy, Michigan utilizes a phase change material that can be, in one application, electrically switched between a structural state of generally amorphous and generally crystalline local order or between different detectable states of local order across the entire spectrum between completely amorphous and completely crystalline states.
  • Typical materials suitable for such application include those utilizing various chalcogenide elements.
  • These electrical memory devices typically do not use field effect transistor devices as the memory storage element, but comprise, in the electrical context, a monolithic body of thin film chalcogenide material.
  • phase change memory materials represent a significant improvement in non- volatile memory.
  • One characteristic common to solid state and phase change memory devices is significant power consumption particularly in setting or reprogramming memory elements. Power consumption is significant, particularly in portable devices that rely on power cells (e.g., batteries). It would be desirable to decrease the power consumption of a memory device.
  • power cells e.g., batteries
  • phase change memory material Another characteristic common to solid state and phase change memory devices is limited reprogrammable cycle life from/to an amorphous and crystalline state. Further, over time the phase change material can fail to reliably reprogram from/to an amorphous and a crystalline state. It would be desirable to increase the programmable cycle life of the phase change memory material.
  • Fig. 1 is a schematic diagram of an embodiment of an array of memory elements
  • Fig. 2 schematically illustrates a cross-sectional planar side view of a portion of a semiconductor substrate having dielectric trenches formed therein denning a z-direction thickness of a memory cell in accordance with one embodiment of forming a memory element on a substrate;
  • Fig. 3 depicts the structure of Fig. 2, through the same cross-sectional view, after the introduction of dopants to form an isolation device for a memory element;
  • Fig. 4 depicts the structure of Fig. 3 forming trenches
  • Fig. 5 depicts a schematic top view of the structure of Fig. 4
  • Fig. 6 depicts a cross-section of the structure of Fig. 4 after forming contacts
  • Fig. 7 depicts the structure of Fig. 6, through the same cross-sectional view, after forming a masking material and a dielectric material
  • Fig. 8 depicts the structure of Fig. 7, through the same cross-sectional view, after the formation of an opening through the dielectric exposing the contact;
  • Fig. 9 depicts the structure of Fig. 8, through the same cross-sectional view, showing the creation of electrode monolayers on the dielectric and on the contact, utilizing ALD;
  • Fig. 10 depicts the structure of Fig. 9, through the same cross-sectional view, after conformally forming the electrode on the dielectric and on the contact;
  • Fig. 11 depicts the structure of Fig. 10, through the same cross-sectional view, after forming a dielectric in the opening and removing a horizontal portion of the electrode;
  • Fig. 12 depicts the structure of Fig. 11, through the same cross-sectional view, after conformally forming a barrier on the electrode, utilizing ALD;
  • Fig. 13 depicts the structure of Fig. 12, through the same cross-sectional view, after forming and patterning a programmable material, a barrier and a conductor;
  • Fig. 14 depicts the structure of Fig. 13, through the same cross-sectional view, after forming a dielectric on the conductor, forming a via, and forming a signal line on the dielectric;
  • Fig. 15 depicts a method of forming a memory device having a structure similar to that described by Fig. 14;
  • Fig. 16 depicts one system embodiment including a memory having a structure similar to that described by Fig. 14.
  • a memory device utilizing programmable material to determine the state of memory elements of the device is described that reprograms to an amorphous and crystalline state.
  • the described memory device and method provides improved device reliability, improved programmable cycle life and decreased power consumption relative to previous devices.
  • the apparatus is manufacturable utilizing conventional process toolsets and facilities.
  • atomic layer deposition ALD
  • ALD atomic layer deposition
  • CVD chemical vapor deposition
  • Fig. 1 shows a schematic diagram of an embodiment of a memory array comprised of a plurality of memory elements presented and formed in the context of the description provided herein.
  • the circuit of memory array 5 includes an xy grid with memory elements 30 electrically interconnected in series with isolation devices 25 on a portion of a chip.
  • Address lines 10 e.g., columns
  • 20 e.g., rows
  • One purpose of the xy grid array of memory elements in combination with isolation devices is to enable each discrete memory element to be read and written without interfering with the information stored in adjacent or remote memory elements of the array.
  • a memory array such as memory device 5 of Fig. 1 can be formed in a portion, including the entire portion, of a substrate.
  • a typical substrate includes a semiconductor substrate such as a silicon substrate.
  • Other substrates including, but not limited to, substrates that contain ceramic material, organic material, or glass material as part of the infrastructure are also suitable.
  • memory array 5 can be fabricated over an area of the substrate at the wafer level and then the wafer reduced through singulation into discrete die or chips, some or all of the die or chips having a memory array formed thereon. Additional addressing circuitry (e.g., decoders, etc.) can be formed as known to those of skill in the art.
  • Figs. 2-14 illustrate an embodiment of the fabrication of representative memory element 15 of Fig. 1.
  • Fig. 2 depicts a portion of substrate 100 that is, for example, a semiconductor (e.g., silicon) substrate, h this example, a P-type dopant such as boron is introduced in portion 110.
  • a suitable concentration of P-type dopant is on the order of about 5xl0 19 to lxlO 20 atoms per cubic centimeter (atoms/cm 3 ) rendering portion 110 of substrate 100 representatively P ++ .
  • Fig. 2 also depicts shallow trench isolation (STI) structures 130 formed in epitaxial portion 120 of substrate 100.
  • STI structures 130 serve, in one aspect, to define the z-direction thickness of a memory cell, with at this point only the z-direction thickness of a memory cell defined.
  • memory cell z-direction regions 135 A and 135B are patterned as strips with the x-direction dimension greater than the z-direction dimension, h another aspect, STI structures 130 serve to isolate individual memory elements from one another as well as associated circuit elements (e.g., transistor devices) formed in and on the substrate.
  • Current state of the art photolithography techniques utilized to pattern STI structures define the z-direction thickness of memory cell regions 135 A and 135B can produce feature sizes (z-direction thickness) as small as 0.18 microns ( ⁇ m).
  • Fig. 3 depicts the structure of Fig. 2 after further fabrication operations in memory cell regions 135A and 135B.
  • signal line material 140 is N-type doped polysilicon formed by the introduction of, for example, phosphorous or arsenic to a concentration on the order of about 10 18 to 10 19 atoms/cm 3 (e.g., N 1" silicon).
  • signal line material 140 serves as an address line, a row line (e.g., row line 20 of Fig. 1).
  • an isolation device e.g., isolation device 25 of Fig. 1).
  • the isolation device is a PN diode formed of N-type silicon portion 150 (e.g., dopant concentration on the order of about 10 14 to 10 18 atoms/cm 3 ) and P- type silicon portion 160 (e.g., dopant concentration on the order of about 10 19 to 10 20 atoms/cm 3 ).
  • N-type silicon portion 150 e.g., dopant concentration on the order of about 10 14 to 10 18 atoms/cm 3
  • P- type silicon portion 160 e.g., dopant concentration on the order of about 10 19 to 10 20 atoms/cm 3
  • Such devices include, but are not limited to, metal oxide semiconductor (MOS) devices.
  • MOS metal oxide semiconductor
  • Fig. 4 depicts the structure of Fig. 3 from an xy perspective after forming trenches 190 in epitaxial portion 120 of substrate 100.
  • Trenches 190 are formed, in this example, orthogonal to STI structures 130.
  • Trenches 190 define the x-direction thickness of a memory cell. According to current photolithographic techniques, a suitable feature size for the x- direction thickness is as small as 0.25 ⁇ m.
  • Fig. 4 also depicts memory cells 145A and 145B separated by trenches 190, having a z-direction thickness defined by STI structures 130 and an x-direction thickness defined by trenches 190.
  • the definition of the x-direction thickness involves, in one embodiment, an etch to the conductor or signal line 140 of the memory line stack to define memory cells 145A and 145B of memory cell region 135A. i the case of an etch, the etch proceeds through the memory line stack to, in this example, a portion of conductor or signal line 140. A timed etch can be utilized to stop an etch at this point.
  • N-type dopant is introduced at the base of each trench 190 to form pockets 200 having a dopant concentration on the order of about 10 18 to 10 20 atoms/cm 3 (e.g., N 1" region) between memory cells 145 A and 145B.
  • a dielectric material such as silicon dioxide is introduced in trenches 190 to form STI structures 132.
  • the superior surface (as viewed) may then be planarized with, for example, a chemical-mechanical polish.
  • Fig. 5 depicts an xz perspective of the structure of Fig. 4 with memory cells (e.g., memory cells 145A and 145B) separated by STI structures 130 and 132.
  • Fig. 6 depicts the structure of Fig. 4 (i.e., an xy perspective) following the formation of a material of, in this example, refractory metal suicide such as cobalt silicide (CoSi 2 ) in a portion of p-type silicon portion 160 to define contact 170.
  • Contact 170 serves as a low resistance material in the fabrication of peripheral circuitry (e.g., addressing circuitry) of the circuit structure on the chip.
  • Fig. 7 depicts the structure of Fig. 6 after the introduction of masking material 180.
  • masking material 180 serves, in one sense, as an etch stop for a subsequent etch operation.
  • a suitable material for masking material 180 is a dielectric material such as silicon nitride (Si 3 N 4 ).
  • Fig. 7 also depicts dielectric material 210 introduced over the structure to a thickness on the order of lOOA to 50,OO ⁇ A sufficient to blanket memory cells 145A and 145B.
  • dielectric material 210 is SiO 2 .
  • dielectric material 210 is a material selected for its reduced thermal conductivity, K, preferably a thermal conductivity less than ⁇ s;o 2 , more preferably three to 10 times less ⁇ sio 2 -
  • K reduced thermal conductivity
  • K thermal conductivity
  • SiO and Si 3 N 4 have K values on the order of 1.0.
  • suitable materials for dielectric material 210 include those materials that have values less than 1.0.
  • Certain high temperature polymers having K values less than 1.0 include carbide materials, Aerogel, Xerogel (K on the order of 0.1) and their derivatives.
  • Fig. 8 depicts the structure of Fig. 7, through the same cross-sectional view, after forming openings 220 through dielectric 210 and masking material 180, exposing contact 170.
  • the formation of openings 220 may be accomplished using etch patterning with an etchant(s) selective for etching dielectric material 210 and masking material 180 but not contact 170 (e.g., contact 170 serves as an etch stop).
  • Fig. 9 depicts the structure of Fig. 8, through the same cross-sectional view, depicting the conformal formation of electrode material 230, utilizing ALD.
  • ALD one reactant gas is introduced at a time.
  • the first gas is "chemisorped” onto the surface of dielectric 210, masking material 180 and contact 170 forming chemisorped layer 230A.
  • Excess gas is then purged and the second gas introduced. This gas reacts with the chemisorped layer 230A, creating a monolayer of deposited film 230B.
  • Individual precursors are pulsed onto surfaces in a sequential manner, without mixing precursors in the gas phase. Each individual precursor reacts with a surface to form an atomic layer in such a way that one layer forms at a time.
  • the ALD process is self-limiting. That is, the surface reaction occurs and completes such that not more than one layer is deposited at a time, regardless of the number of molecules applied to the surface in an overdosing mode. Films are built up by introducing short bursts of gases in cycles. Conventional CND processes typically operate above 500°C while ALD is possible below 400°C, making it compatible with an industry trend to lower temperatures.
  • the thin sidewall films define the x-axis dimension of the electrode (as will become more apparent in Fig. 11), the x-axis dimension being an important dimension in terms of device performance.
  • the x-axis dimension determines the required programming current for a reset, set, and read operation. The smaller the x-axis dimension that can be repeatedly reproduced, the smaller the required programming currents needed to operate the device. This is due to the smaller volume of programmable material whose phase is being changed and due to the reduced heat loss.
  • electrode material 230 (collectively 230A, 230B,..., 230 ⁇ atomic layers) has uniform film thickness, ultra-thin thickness (with respect to the x-axis dimension depicted in Fig. 11) and is a conformal film, hi an embodiment, electrode material 230 has an x-axis dimension on the order of 10 angstroms to 1000 angstroms, h an embodiment, electrode material 230 is at least one of tungsten (W), tungsten nitride (WN), titanium nitride (TiN), titanium silicon nitride (TiSiN), and tantalum nitride (TaN). In an embodiment, electrode material 230 has a resistivity on the order of .001 to .05 ohm-cm resistivity.
  • Fig. 10 depicts the structure of Fig. 9 after the completion of conformal formation of electrode material 230.
  • the introduction is conformal in the sense that electrode material 230 is formed along the side walls and base of openings 220 (showing electrode material portions 230A, 230B and 230C) such that electrode material 230 is in contact with contact 170.
  • the isolation of a single conductive path may be accomplished through an angled introduction of a dopant (i.e., angled away from electrode material 230B).
  • Fig. 11 shows the structure after the introduction of dielectric material 250 into openings 220.
  • dielectric material 250 is silicon dioxide (SiO ).
  • dielectric material 250 is a material that has a thermal conductivity, K, that is less than the thermal conductivity of SiO 2 , ⁇ sio 2 preferably three to 10 times less than ⁇ sio 2 -
  • K thermal conductivity
  • the structure is subjected to a planarization that removes the horizontal component of electrode material 230.
  • Suitable planarization techniques include those known to those of skill in the art, such as chemical or chemical-mechanical polish (CMP) techniques.
  • Fig. 12 depicts the structure of Fig. 11, through the same cross-sectional view, after the optional conformal formation of barrier 275 utilizing ALD.
  • electrode 230 is selectively etched, ALD of barrier 275 is utilized to fill the area etched, and barrier 275 is then planarized.
  • Fig. 13 depicts the structure of Fig. 12, through the same cross-sectional view, after the formation and patterning of conductor 410, barrier 408, and programmable material 404.
  • the patterning can be accomplished using conventional photolithographic and etch techniques. In this example, the etching proceeds through a portion of programmable material 404, barrier 408 and conductor 410, to the exclusion of barrier 275, dielectric 210 and dielectric 250.
  • programmable material 404 is a phase change material that has a property such that its physical state (e.g., crystalline, amorphous) can be modified with the application of an amount of energy (e.g., electrical energy, thermal energy). Chalcogenide materials having the general formula are known to be suitable for this purpose.
  • chalcogenide alloys suitable as programmable material 404 include at least one element from column VI of the Periodic Table Of The Elements, hi an embodiment, Ge 2 Sb 2 Te 5 is utilized as programmable material 404.
  • Other chalcogenide alloys utilized as programmable material 404 include GaSb, InSb, InSe, Sb 2 Te 3 , GeTe, InSbTe, GaSeTe, SnSb 2 Te 4 , hiSbGe, AglnSbTe, (GeSn)SbTe, GeSb(SeTe), and Te 8 ⁇ Ge ⁇ 5 Sb 2 S 2 .
  • Barrier 408 includes one of, for example, titanium (Ti) and titanium nitride (TiN). Barrier 408 serves, in one aspect, to inhibit diffusion between the volume of programmable material 404 and second signal line material overlying the volume of programmable material 404 (e.g., second electrode 10). Overlying barrier 408 is signal line material 410. h this example, signal line material 410 serves as an address line, a column line (e.g., column line 10 of Figure 1). Signal line material 410 is patterned to be, in one embodiment, generally orthogonal to signal line material 140 (column lines are orthogonal to row lines). Signal line material 410 is, for example, an aluminum material, such as an aluminum alloy. Methods for the introduction and patterning of barrier 408 and signal line material 410 include techniques known to those skilled in the art.
  • Fig. 14 shows the structure of Fig. 13 after forming dielectric material 412 on conductor 410.
  • Dielectric material 412 is, for example, SiO 2 or other suitable material that is formed on conductor 410 to electronically isolate conductor 410.
  • dielectric material 412 is planariz ⁇ d and a via is formed in a portion of the structure through dielectric material 412, dielectric material 210, and dielectric material 180 to contact 170.
  • the via is filled with conductive material 340 such as tungsten (W) and barrier material 350 such as a combination of titanium (Ti) and titanium nitride (TiN).
  • conductive material 340 such as tungsten (W)
  • barrier material 350 such as a combination of titanium (Ti) and titanium nitride (TiN).
  • the structure shown in Fig. 14 also shows additional signal line material 414 formed and patterned to mirror that of signal line material 140 (e.g., row line) formed on substrate 100.
  • Mirror conductor line material 414 mirrors signal line material 140 and is coupled to signal line material 140 through the conductive via.
  • a doped semiconductor such as N-type silicon
  • mirror conductor line material 414 serves, in one aspect, to reduce the resistance of signal line material 140 in a memory anay, such as memory array 5 illustrated in Fig. 1.
  • a suitable material for mirror conductor line material 414 includes an aluminum material, such as an aluminum alloy.
  • Fig. 15 describes a method in forming a programmable memory device, having a structure similar to that depicted in Fig. 14, in accordance with an embodiment.
  • system 700 includes microprocessor 704, input/output (I O) port 706, and memory 702.
  • microprocessor 704, I/O port 706, and memory 702 are connected by data bus 712, address bus 716 and control bus 714.
  • Microprocessor 704 fetches instructions or reads data from memory 702 by sending out an address on address bus 716 and a memory read signal on control bus 714.
  • Memory 702 outputs the addressed instruction or data word to microprocessor 704 on data bus 712.
  • Microprocessor 704 writes a data word to memory 702 by sending out an address on address bus 716, sending out the data word on data bus 712, and sending a memory write signal to memory 702 on control bus 714.
  • I/O port 706 is utilized to couple to at least one of input device 708 and output device 710.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

Dans un mode de réalisation, l'invention concerne un appareil établissant et reprogrammant l'état de dispositifs programmables. Dans un autre mode de réalisation, l'invention concerne un procédé de formation d'un orifice (220) à travers un diélectrique (210) exposant un contact (170), le contact (170) étant formé sur un substrat (100). Une électrode (230) est déposée sur une paroi du diélectrique (210), suivant la conformation, par dépôt de couche atomique (ALD). Un matériau programmable (404) est formé sur l'électrode (230) et un conducteur (410) est formé sur le matériau programmable (404). Dans un dernier mode de réalisation, l'invention concerne une barrière (408) déposée par ALD, suivant la conformation, entre l'électrode (230) et le matériau programmable (404)
EP02761442A 2002-08-21 2002-08-21 Utilisation de depot en couche atomique pour dispositif programmable Withdrawn EP1559146A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2002/026552 WO2004032256A1 (fr) 2002-08-21 2002-08-21 Utilisation de depot en couche atomique pour dispositif programmable

Publications (1)

Publication Number Publication Date
EP1559146A1 true EP1559146A1 (fr) 2005-08-03

Family

ID=32067651

Family Applications (1)

Application Number Title Priority Date Filing Date
EP02761442A Withdrawn EP1559146A1 (fr) 2002-08-21 2002-08-21 Utilisation de depot en couche atomique pour dispositif programmable

Country Status (7)

Country Link
EP (1) EP1559146A1 (fr)
JP (1) JP2005536071A (fr)
CN (1) CN1650443A (fr)
AU (1) AU2002326709A1 (fr)
DE (1) DE10297784T5 (fr)
GB (1) GB2407705A (fr)
WO (1) WO2004032256A1 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2003282323A1 (en) 2002-12-19 2004-07-14 Koninklijke Philips Electronics N.V. Electric device comprising phase change material
US7348590B2 (en) * 2005-02-10 2008-03-25 Infineon Technologies Ag Phase change memory cell with high read margin at low power operation
KR100663358B1 (ko) * 2005-02-24 2007-01-02 삼성전자주식회사 셀 다이오드들을 채택하는 상변이 기억소자들 및 그 제조방법들
JP4817410B2 (ja) * 2005-09-12 2011-11-16 エルピーダメモリ株式会社 相変化メモリ素子およびその製造方法
JP4628935B2 (ja) * 2005-11-19 2011-02-09 エルピーダメモリ株式会社 不揮発性半導体記憶装置
JP4860248B2 (ja) * 2005-11-26 2012-01-25 エルピーダメモリ株式会社 相変化メモリ装置および相変化メモリ装置の製造方法
JP4939324B2 (ja) * 2005-12-02 2012-05-23 シャープ株式会社 可変抵抗素子及びその製造方法
JP4691454B2 (ja) * 2006-02-25 2011-06-01 エルピーダメモリ株式会社 相変化メモリ装置およびその製造方法
US7750333B2 (en) 2006-06-28 2010-07-06 Intel Corporation Bit-erasing architecture for seek-scan probe (SSP) memory storage
KR100911473B1 (ko) * 2007-06-18 2009-08-11 삼성전자주식회사 상변화 메모리 유닛, 이의 제조 방법, 이를 포함하는상변화 메모리 장치 및 그 제조 방법
US8956939B2 (en) * 2013-04-29 2015-02-17 Asm Ip Holding B.V. Method of making a resistive random access memory device
US9362475B2 (en) 2014-03-24 2016-06-07 GM Global Technology Operations LLC Thermoelectric material including conformal oxide layers and method of making the same using atomic layer deposition
US9741930B2 (en) 2015-03-27 2017-08-22 Intel Corporation Materials and components in phase change memory devices

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4268908A (en) * 1979-02-26 1981-05-19 International Business Machines Corporation Modular macroprocessing system comprising a microprocessor and an extendable number of programmed logic arrays
US6902763B1 (en) * 1999-10-15 2005-06-07 Asm International N.V. Method for depositing nanolaminate thin films on sensitive surfaces
US6203613B1 (en) * 1999-10-19 2001-03-20 International Business Machines Corporation Atomic layer deposition with nitrate containing precursors
WO2002009206A1 (fr) * 2000-07-22 2002-01-31 Ovonyx, Inc. Element de memoire programmable electriquement
US6563164B2 (en) * 2000-09-29 2003-05-13 Ovonyx, Inc. Compositionally modified resistive electrode
US6511867B2 (en) * 2001-06-30 2003-01-28 Ovonyx, Inc. Utilizing atomic layer deposition for programmable device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2004032256A1 *

Also Published As

Publication number Publication date
CN1650443A (zh) 2005-08-03
JP2005536071A (ja) 2005-11-24
DE10297784T5 (de) 2005-07-14
GB0501967D0 (en) 2005-03-09
WO2004032256A1 (fr) 2004-04-15
AU2002326709A1 (en) 2004-04-23
GB2407705A (en) 2005-05-04

Similar Documents

Publication Publication Date Title
US6511867B2 (en) Utilizing atomic layer deposition for programmable device
US6841397B2 (en) Method for forming pore structure for programmable device
US6774388B2 (en) Modified contact for programmable devices
US7566646B2 (en) Three dimensional programmable device and method for fabricating the same
US6757190B2 (en) Single level metal memory cell using chalcogenide cladding
US7572666B2 (en) Reduced area intersection between electrode and programming element
US20030003691A1 (en) Reduced area intersection between electrode and programming element
US6770531B2 (en) Adhesive material for programmable device
WO2004032256A1 (fr) Utilisation de depot en couche atomique pour dispositif programmable
WO2004017437A1 (fr) Contact modifie pour dispositifs programmables
KR100676342B1 (ko) 프로그램 가능 디바이스에 대해 원자 층 증착을 활용하는장치 및 방법
KR100675989B1 (ko) 프로그램가능 장치에 관한 소자를 형성하는 방법 및이들을 포함하는 장치 및 시스템
KR20050053617A (ko) 프로그램 가능 디바이스를 위한 변경된 콘택트

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20050302

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO SI

DAX Request for extension of the european patent (deleted)
17Q First examination report despatched

Effective date: 20060831

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20070111