EP1543528A2 - Beschleunigung der programmierung eines speicherbausteins mit hilfe eines boundary scan (bscan)-registers - Google Patents
Beschleunigung der programmierung eines speicherbausteins mit hilfe eines boundary scan (bscan)-registersInfo
- Publication number
- EP1543528A2 EP1543528A2 EP03798062A EP03798062A EP1543528A2 EP 1543528 A2 EP1543528 A2 EP 1543528A2 EP 03798062 A EP03798062 A EP 03798062A EP 03798062 A EP03798062 A EP 03798062A EP 1543528 A2 EP1543528 A2 EP 1543528A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- write
- bscan
- memory module
- enable signal
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C2029/3202—Scan chain
Definitions
- the underlying invention is based on a method and a control unit for programming a memory module by stimulating individual ones of its control signal, data and / or address inputs via internal memory cells of a so-called boundary scan (BSCAN) register, which as an integrated circuit (IC or . ASIC) is realized.
- BSCAN boundary scan
- IC or . ASIC integrated circuit
- Boundary Scan is a joint test access group (JTAG), a consortium founded in 1988 of more than 200 companies in the fields of semiconductor technology, test technology and system integration, standardized procedure for board tests, which was formally established in 1990 as the industry standard IEEE 1149.1 for Test Access Port (TAP) and Boundary Scan (BSCAN) architectures was adopted. All connection tests at board level in the production of complex printed circuit boards (PCBs) are based on this specification. If the test item has its own microprocessor and flash-based program memory, a built-in soap test can be implemented, for example, by loading the flash memory via boundary scan using a self-test program. Test results stored in the memory can be read out again by boundary scan after the end of the test process. IEEE 1149.1 is increasingly replacing conventional in-circuits
- ICT Invention Test
- ASICs and FPGAs integrated semiconductor components to be tested
- FPGAs field-programmable gate arrays
- PCI Peripheral Component Interconnect
- PXI PCI Extensions for Instrumentation
- boundary scan tests Two conditions must be met: At least some of the integrated circuits (ICs) on the board must meet the boundary scan specification. During the test, a BSCAN register is then caused to carry out the desired test with the aid of test vectors. In addition, product developers must provide a scan path between the individual ICs, which is provided by a test access port (TAP) through the ICs back to the TAP, where the data is finally sampled.
- TAP test access port
- boundary scan tests are an excellent alternative to in-circuit tests (ICTs). The cost of performing the functional test is low, and due to the increasing integration and miniaturization of devices, the trend is expected to change towards Boundary Scan will continue.
- boundary scan is also very effective for in-system programming of flash memories and programmable logic device (PLD) modules, such as Field programmable gate arrays (FPGAs) with up to 10,000 logic gates per array or programmable logic arrays (PLAs).
- FPGAs Field programmable gate arrays
- PLAs programmable logic arrays
- Address inputs of a flash memory are stimulated via the BSCAN cells of a BSCAN register that are linked to one another and assigned to these inputs in such a way that a read or write operation is optionally triggered.
- the data can be output or recorded by the corresponding BSCAN cells.
- Fig. 3 provides information about the necessary steps that must be triggered by the TAP controller in a write or programming operation.
- the addresses, data and a Chip Select (CS) signal are output.
- the WRITE signal is in a second Step activated, whereby nothing changes on the other signals.
- the WRITE signal is in a third step activated, whereby nothing changes on the other signals.
- the flash memory can be stimulated directly with the help of an additional signal that goes beyond the TAP controller defined in the IEEE 1149.1 standard.
- the prerequisite is that the test or programming equipment supports the control of an additional signal and an additional pin on the module is provided for this interface, which is designed as a plug connection.
- the present invention is dedicated to the task of a method for programming a memory chip by stimulation individual of its control signal and / or address inputs via
- a method and a control unit for programming a memory module by stimulating individual ones of its control signal, data and / or address inputs via internal memory cells of a boundary scan (BSCAN) register provided, which is implemented as an application-specific integrated circuit (ASIC).
- ASIC application-specific integrated circuit
- the flash programming can be significantly accelerated without the TAP interface on board and equipment Level to have to expand.
- Fig. 1 shows the schematic diagram of a circuit arrangement for
- FIG. 2 shows an expanded schematic diagram of the circuit arrangement for carrying out a BSCAN method for the purpose of programming a programmable flash EPROM according to the prior art with the aid of a test access port (TAP) controller,
- TAP test access port
- FIG. 3 shows the instruction sequence of a FLASH WRITE operation for programming a programmable flash EPROM using a BSCAN register without saving time according to the prior art
- Fig. 4 shows a first variant of the instruction sequence
- FIG. 5 shows a second variant of the instruction sequence of a FLASH WRITE operation for programming a pro- Gramable Flash EPROMs with the help of a BSCAN register with time saving by access via a fixed (possibly programmable) timing of the TAP controller according to the underlying invention.
- FIG. 2 An expanded schematic diagram of the circuit arrangement for carrying out a BSCAN method according to this exemplary embodiment of the present invention is shown in FIG. 2.
- a SET_WR or CLEAR_WR pulse is generated from these two instructions 306 or 308, which either sets or resets the update flip-flop 108 of the BSCAN cell 103 responsible for generating the WRITE_ ENABLE signal 301d .
- Both instructions are each encoded with, for example, 4 or 8 bits, so that there is a clear speed advantage over conventional solutions according to the prior art, in which the entire BSCAN register 102 has to be reloaded in order to trigger a write operation.
- the BSCAN register 102 also comprises approximately 60 bits even with a shortened length.
- FIG. 4 shows a first variant for the instruction sequence 400 of a FLASH WRITE operation for programming a programmable flash EPROM via a BSCAN register with time saving by access via two special instructions.
- CS chip select
- i ⁇ s ' m the total length of the instruction sequence when using the first exemplary embodiment of the invention described in section (a)
- r TM s [ns] the total duration of a FLASH WRITE Cycle at
- the programming time can be reduced by 60% compared to the prior art programming method shown in FIG. 3.
- WRITE_ENABLE signals 301d can be generated in any time sequence, this sequence being controllable by the instructions 306 and 308.
- WRITE pulse is generated at an appropriate time.
- FIG. 5 shows a second variant for the instruction sequence 500 of a FLASH WRITE operation for programming a programmable flash EPROM 104 via a BSCAN register 102 with time saving by access via a fixed timing of the TAP controller 106.
- This timing of the TAP controller can possibly be programmable via further registers which can be loaded via further instructions.
- the TAP controller 106 automatically generates a SET_WR or CLEAR_WR pulse, respectively, which either sets or resets the update flip-flop 108 of the BSCAN cell 103. Since the automatic generation must not take place with every BSCAN instruction EXTEST or SHORTEX, either a separate command (EXFLASH) must be introduced or one gives the TAP controller 106 with an additional instruction ("WR_ON *) before the EXTEST instruction known that a WRITE pulse is to be generated automatically. According to the invention, this function can be reset with the aid of a further instruction (“WR_OFF *).
- the duration of the WRITE pulse can also be set using a data register that can also be programmed via the TAP interface.
- Fig. 5 shows the timing. It becomes clear that only one JTAG instruction (EXFLASH) is required. If one disregards the clocks responsible for the state transitions of the WRITE-ENABLE signal 301d, a ratio of
- ⁇ tot t ns] is the total duration of a FLASH WRITE cycle using traditional BSCAN method according to the prior art
- r * [ns] is the total duration of a FLASH WRITE cycle at Application of the second embodiment of the invention described in section (b).
- the programming time can be shortened by about 66.7% since only the loading (SHIFT-DR) of a combined one Address and data blocks of the size of 60 bits are required.
Landscapes
- Read Only Memory (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10244977 | 2002-09-26 | ||
DE10244977A DE10244977B4 (de) | 2002-09-26 | 2002-09-26 | Beschleunigung der Programmierung eines Speicherbausteins mit Hilfe eines Boundary Scan (BSCAN)-Registers |
PCT/DE2003/002932 WO2004029982A2 (de) | 2002-09-26 | 2003-09-03 | Beschleunigung der programmierung eines speicherbausteins mit hilfe eines boundary scan (bscan)-registers |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1543528A2 true EP1543528A2 (de) | 2005-06-22 |
Family
ID=32038185
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP03798062A Withdrawn EP1543528A2 (de) | 2002-09-26 | 2003-09-03 | Beschleunigung der programmierung eines speicherbausteins mit hilfe eines boundary scan (bscan)-registers |
Country Status (4)
Country | Link |
---|---|
US (1) | US7173840B2 (de) |
EP (1) | EP1543528A2 (de) |
DE (1) | DE10244977B4 (de) |
WO (1) | WO2004029982A2 (de) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100591773B1 (ko) * | 2004-12-20 | 2006-06-26 | 삼성전자주식회사 | 불휘발성 반도체 메모리 장치 및 그것을 위한 전압 발생회로 |
US7685380B1 (en) * | 2005-06-29 | 2010-03-23 | Xilinx, Inc. | Method for using configuration memory for data storage and read operations |
KR100746228B1 (ko) * | 2006-01-25 | 2007-08-03 | 삼성전자주식회사 | 반도체 메모리 모듈 및 반도체 메모리 장치 |
KR101593603B1 (ko) * | 2009-01-29 | 2016-02-15 | 삼성전자주식회사 | 반도체 장치의 온도 감지 회로 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5805794A (en) * | 1996-03-28 | 1998-09-08 | Cypress Semiconductor Corp. | CPLD serial programming with extra read register |
US5841867A (en) * | 1996-11-01 | 1998-11-24 | Xilinx, Inc. | On-chip programming verification system for PLDs |
US6304099B1 (en) * | 1998-05-21 | 2001-10-16 | Lattice Semiconductor Corporation | Method and structure for dynamic in-system programming |
DE19833970A1 (de) * | 1998-07-28 | 1999-12-02 | Siemens Ag | Schnelle Programmierung von Speicherbausteinen über Boundary Scan |
US7127708B2 (en) * | 2002-03-28 | 2006-10-24 | Lucent Technologies Inc. | Concurrent in-system programming of programmable devices |
DE10244757B3 (de) * | 2002-09-25 | 2004-07-29 | Siemens Ag | Programmierung eines Speicherbausteins über ein Boundary Scan-Register |
-
2002
- 2002-09-26 DE DE10244977A patent/DE10244977B4/de not_active Expired - Fee Related
-
2003
- 2003-09-03 WO PCT/DE2003/002932 patent/WO2004029982A2/de not_active Application Discontinuation
- 2003-09-03 EP EP03798062A patent/EP1543528A2/de not_active Withdrawn
- 2003-09-03 US US10/529,331 patent/US7173840B2/en not_active Expired - Fee Related
Non-Patent Citations (2)
Title |
---|
None * |
See also references of WO2004029982A3 * |
Also Published As
Publication number | Publication date |
---|---|
US7173840B2 (en) | 2007-02-06 |
WO2004029982A2 (de) | 2004-04-08 |
US20060041801A1 (en) | 2006-02-23 |
DE10244977A1 (de) | 2004-04-22 |
WO2004029982A3 (de) | 2004-05-27 |
DE10244977B4 (de) | 2004-08-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE10244757B3 (de) | Programmierung eines Speicherbausteins über ein Boundary Scan-Register | |
DE102004023407B4 (de) | Testvorrichtung und Verfahren zum Testen eines eingebetteten Speicherkerns sowie zugehöriger Halbleiterchip | |
DE69226001T2 (de) | Hochgeschwindigkeitsprüfung einer integrierten Schaltung mit JTAG | |
DE3882266T2 (de) | Abfrageprüfgerät für digitale Systeme mit dynamischem Direktzugriffspeicher. | |
DE69019402T2 (de) | Prüfverfahren und -gerät für integrierte Schaltungen. | |
DE69827159T2 (de) | Boundary-scan-system mit adressabhängingen befehlen | |
DE102006009224A1 (de) | Auswahl eines Testalgorithmus in einer Steuerung für eingebauten Speicherselbsttest | |
DE10150321A1 (de) | Verfahren und Vorrichtung zum Testen von integrierten Schaltungen | |
DE3702408C2 (de) | ||
DE102013114564A1 (de) | System zur Reduzierung einer Leistungsspitze während einer Abtastverschiebung auf lokaler Ebene für abtastbasierte Prüfungen | |
DE10034405A1 (de) | Verfahren und System zum Programmieren von FPGAs auf PC-Karten ohne zusätzliche Hardware | |
EP1754075A1 (de) | Testverfahren und testvorrichtung zum testen einer integrierten schaltung | |
DE10244977B4 (de) | Beschleunigung der Programmierung eines Speicherbausteins mit Hilfe eines Boundary Scan (BSCAN)-Registers | |
DE10316931B4 (de) | Verfahren und Vorrichtung zum Testen von DRAM-Speicherbausteinen in Multichip-Speichermodulen | |
DE10217609A1 (de) | Ein-Chip-Mikrocomputer mit dynamischer Einbrenn-Testfunktion und dynamisches Einbrenn-Testverfahren dafür | |
DE10135966A1 (de) | Verfahren zum On-Chip-Testen von Speicherzellen einer integrierten Speicherschaltung | |
DE60003213T2 (de) | Vorrichtung und verfahren zur programierbaren parametrischen kippprüfung einer cmos digital-leitung | |
DE69600327T2 (de) | Ausgangschnittstelle für binäre Daten | |
DE102004010783A1 (de) | Verfahren und Schaltungsanordnung zum Testen elektrischer Bausteine | |
DE4221435C2 (de) | Elektronischer Baustein mit einer taktgesteuerten Schieberegisterprüfarchitektur (Boundary-Scan) | |
DE10223167B4 (de) | Verfahren und Vorrichtung zum Testen von Speichereinheiten in einer digitalen Schaltung | |
DE3827959C2 (de) | ||
DE10112560B4 (de) | Verfahren und Vorrichtung zum Prüfen von Schaltungsmodulen | |
DE10204885A1 (de) | Boundary-Scan mit Modussteuerzellen | |
DE69433618T2 (de) | Gerät zur prüfung der verbindung zwischen dem ausgang einer schaltung mit fester logischer ausgabe und dem eingang eines weiteren schaltkreises |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20050215 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
RBV | Designated contracting states (corrected) |
Designated state(s): FR GB |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: 8566 |
|
17Q | First examination report despatched |
Effective date: 20061130 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20070403 |