EP1320889A1 - Verbindungseinrichtung - Google Patents
VerbindungseinrichtungInfo
- Publication number
- EP1320889A1 EP1320889A1 EP01971698A EP01971698A EP1320889A1 EP 1320889 A1 EP1320889 A1 EP 1320889A1 EP 01971698 A EP01971698 A EP 01971698A EP 01971698 A EP01971698 A EP 01971698A EP 1320889 A1 EP1320889 A1 EP 1320889A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- area
- connection
- circuit unit
- contact device
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/8382—Diffusion bonding
- H01L2224/83825—Solid-liquid interdiffusion
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01052—Tellurium [Te]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the connecting device according to the invention is characterized in that the connecting device is essentially designed as a - preferably prefabricated - metallic or alloy area at least partially in the area of the circuit unit and / or in the area of the contact device while largely avoiding adhesive elements and solder elements.
- connecting device it is therefore a basic idea of the connecting device according to the invention to provide a metallic or alloy area instead of gluing or soldering.
- this measure avoids adhesive yards or soldering yards, and space is thus saved according to the invention.
- metallic or alloy areas are particularly suitable for absorbing thermomechanical tensions between a circuit unit and a contact device to be contacted, because favorable thermomechanical or thermal expansion properties can be achieved through an appropriately selected composition - especially in the context of a prefabrication process.
- a metallization or alloying process is easier to integrate in terms of production technology than gluing or soldering.
- At least one buffer area in particular in the form of a layer, is provided. This is designed so that the thermomechanical tensions between the circuit unit and the contact device can be absorbed during operation. Thus, a thermo-mechanical decoupling, and discharge is generated between the circuit unit and the contacts in the circuit arrangement ⁇ direction realized by the vorgese ⁇ Henen buffer area.
- Layer e.g. the buffer, through which both the buffer property and the connection function are then realized.
- connection area is advantageously formed at least with a surface area thereof as an essentially integral component, in particular as a layer, in an area of the existing structure of the contact device and / or the circuit unit.
- the integration into an existing structure also enables automated production, preferably in a prefabrication step, with regard to the design of the connection area.
- connection device can be designed such that the buffer area is connected to the circuit unit and the connection area is connected to the contact device.
- the connection area faces the circuit unit and is connected to it, and on the other hand the buffer area is in contact with the contact device.
- the buffer area and the connection area can be directly connected to at least one further surface area thereof during operation, so that the buffer area and the connection area are in contact without an additional intermediate layer and are fastened to one another.
- an additional intermediate area is provided, in particular in the form of an intermediate layer, in order to indirectly mechanically and / or electrically connect the buffer area and the connecting area to one another during operation. It can thereby be achieved that the circuit unit and the contact device as well as the buffer area and the connection area are further decoupled from one another thermomechanically, ot ) t P 1 P> o c ⁇ o C ⁇ o UI tr P- ⁇ «SD SD ⁇ td tr tr o C ⁇ 3> d ⁇ Tl> ⁇ o C ⁇ cn P ⁇ 13 n Cd C ⁇
- P 3 P- 3 SS to SD 3 3 ⁇ P P P- N O ⁇ Hi " ⁇ tr ⁇ d EP vQ ⁇ ⁇ td ⁇ P" N ⁇ 3 N ⁇ ⁇ ⁇ P- ⁇ o Cd rt P ⁇ ! P- P- 3 ⁇
- thermomechanical tensions between a chip and, for example, a lead frame have been compensated for by gluing or soldering.
- the connecting device By means of the connecting device according to the invention and in particular by means of the buffer or buffer area, the stresses that occur due to different coefficients of thermal expansion of, for example, silicon and copper can be absorbed depending on the dimensioning.
- the assembly-related maximum chip areas of the individual housing types are significantly increased. This means that larger chip areas are available for each type of housing, which would be restricted in the conventional method by gluing or soldering using the appropriate gluing or soldering furnaces.
- the buffer layer also favors the alloying process. Usually the thin alloy layers - from e.g. l ⁇ m - only applicable for small chip areas.
- the buffer layer also allows large chip areas according to the invention, as can also be achieved with gluing or soldering.
- the alloying process is also considerably easier to implement than the gluing process or the soldering process. Overall, this leads to a significant reduction in process costs.
- Another advantage lies in the far better reliability of the alloy connection compared to other die bonding processes.
- the decoupling between the buffer layer and the connection layer is also decisive for the advantages of the connection device according to the invention described above.
- the buffer is moved to another existing structure, namely the structure of the circuit unit or the structure of the contact device.
- connection layer in the connection area, in particular in a first area thereof, from gold and tin or from tin alone.
- the connection area as a whole and in particular the first area thereof, which at least contains tin, is advantageously realized as thin as possible and is thereby arranged between two areas or layers made of the same material - namely either between two silver layers or between two copper layers.
- a detail X of the connecting device 10 provided with a buffer layer 12, an intermediate layer 14 and a connecting layer 16 is shown in a partially sectioned side view in FIG. 2.
- the circuit arrangement 2 which consists of a silicon chip
- a buffer layer 12 made of aluminum.
- An intermediate layer 14 follows in the transition to the connecting layer 16, the intermediate layer 14 having a region 14-2 made of titanium and subsequently another region 14-1 made of silver, both of which have a layer thickness of approximately 0.5 ⁇ m.
- the titanium layer 14-2 lies against the aluminum buffer layer 12, while the silver layer 14-1 is connected to the subsequent layer 16-2 of the connection region 16.
- connection region 16 in this embodiment likewise consists of two layers, namely a layer 16-2 of gold and tin connected to the intermediate layer 14 with a thickness of 1 ⁇ m and subsequently another layer 16-1, which consists of silver and which Surface area 16b is connected to the copper of the lead frame or the contact device 4.
- FIG. 3 shows a partially sectioned side view of an embodiment of a circuit arrangement 30 from the prior art.
- contact devices 34 and 35 are also embedded in a housing 36 made of a potting compound.
- the circuit unit 32 of the conventional circuit arrangement 30 is connected to the contact device 34 via an adhesive or soldering 31.
- P- P SD ⁇ ⁇ rt ex ⁇ P * l P ⁇ P CL ⁇ CO P- 3 SD C ⁇ P- ⁇ d C ⁇ tr P 3 3 P ex ⁇ ⁇ SD ⁇ P- vQ ⁇ P 4-> ⁇ C ⁇ 1 P 1 3
- this first area 16-1 of the connection area 16 is formed as an integral part of the leadframe 4, namely of its surface.
- the second region 16-2 of the connecting layer 16 consists exclusively of tin and thus contains no mixed crystals as in the embodiment in FIG. 2.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Description
Claims
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10048426 | 2000-09-29 | ||
DE10048426 | 2000-09-29 | ||
DE10124141 | 2001-05-17 | ||
DE10124141A DE10124141B4 (de) | 2000-09-29 | 2001-05-17 | Verbindungseinrichtung für eine elektronische Schaltungsanordnung und Schaltungsanordnung |
PCT/DE2001/003439 WO2002027789A1 (de) | 2000-09-29 | 2001-09-10 | Verbindungseinrichtung |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1320889A1 true EP1320889A1 (de) | 2003-06-25 |
Family
ID=26007223
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP01971698A Withdrawn EP1320889A1 (de) | 2000-09-29 | 2001-09-10 | Verbindungseinrichtung |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP1320889A1 (de) |
WO (1) | WO2002027789A1 (de) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10221857A1 (de) | 2002-05-16 | 2003-11-27 | Osram Opto Semiconductors Gmbh | Verfahren zum Befestigen eines Halbleiterchips in einem Kunststoffgehäusekörper, optoelektronisches Halbleiterbauelement und Verfahren zu dessen Herstellung |
DE102005024430B4 (de) * | 2005-05-24 | 2009-08-06 | Infineon Technologies Ag | Verfahren zum Beschichten eines Siliziumwafers oder Siliziumchips |
US8211752B2 (en) | 2007-11-26 | 2012-07-03 | Infineon Technologies Ag | Device and method including a soldering process |
US9490193B2 (en) * | 2011-12-01 | 2016-11-08 | Infineon Technologies Ag | Electronic device with multi-layer contact |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6079732A (ja) * | 1983-10-07 | 1985-05-07 | Hitachi Ltd | 半導体装置 |
US4772935A (en) * | 1984-12-19 | 1988-09-20 | Fairchild Semiconductor Corporation | Die bonding process |
US4929516A (en) * | 1985-03-14 | 1990-05-29 | Olin Corporation | Semiconductor die attach system |
DD271595A1 (de) * | 1988-04-26 | 1989-09-06 | Seghers A Mikroelektronik Veb | Rueckseitenmetallisierung von si-halbleiterbauelementen |
DE3823347A1 (de) * | 1988-07-09 | 1990-01-11 | Semikron Elektronik Gmbh | Leistungs-halbleiterelement |
JP2716355B2 (ja) * | 1993-11-25 | 1998-02-18 | 日本電気株式会社 | 半導体装置の製造方法 |
JPH08115928A (ja) * | 1994-10-17 | 1996-05-07 | Hitachi Ltd | 半導体装置およびその製造方法 |
US5559817A (en) * | 1994-11-23 | 1996-09-24 | Lucent Technologies Inc. | Complaint layer metallization |
DE19606101A1 (de) * | 1996-02-19 | 1997-08-21 | Siemens Ag | Halbleiterkörper mit Lotmaterialschicht |
-
2001
- 2001-09-10 WO PCT/DE2001/003439 patent/WO2002027789A1/de active Application Filing
- 2001-09-10 EP EP01971698A patent/EP1320889A1/de not_active Withdrawn
Non-Patent Citations (1)
Title |
---|
See references of WO0227789A1 * |
Also Published As
Publication number | Publication date |
---|---|
WO2002027789B1 (de) | 2002-07-25 |
WO2002027789A1 (de) | 2002-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102009029577B3 (de) | Verfahren zur Herstellung eines hochtemperaturfesten Leistungshalbleitermoduls | |
DE19625240B4 (de) | Halbleitervorrichtung | |
DE102005028951B4 (de) | Anordnung zur elektrischen Verbindung einer Halbleiter-Schaltungsanordnung mit einer äusseren Kontakteinrichtung | |
DE19747105B4 (de) | Bauelement mit gestapelten Halbleiterchips | |
DE102005018941B4 (de) | Halbleiterbauteil in einem Standardgehäuse und Verfahren zur Herstellung desselben | |
DE112007000800T5 (de) | Herstellung von Halbleitervorrichtungen und elektrischen Bauteilen unter Verwendung von metallbeschichteten Drähten | |
DE3009295A1 (de) | Halbleiterbaustein | |
EP2041783A2 (de) | Modul mit flachem aufbau und verfahren zur bestückung | |
DE69805404T2 (de) | Verfahren zum herstellen kontaktloser karten mit antennenverbindung durch gelötete drähte | |
DE69004581T2 (de) | Plastikumhüllte Hybrid-Halbleiteranordnung. | |
DE10223738B4 (de) | Verfahren zur Verbindung integrierter Schaltungen | |
EP1320889A1 (de) | Verbindungseinrichtung | |
DE10124141B4 (de) | Verbindungseinrichtung für eine elektronische Schaltungsanordnung und Schaltungsanordnung | |
DE102005031836B4 (de) | Halbleiterleistungsmodul mit SiC-Leistungsdioden und Verfahren zur Herstellung desselben | |
DE68914927T2 (de) | Halbleiteranordnung vom mit Plastik umhüllten Typ und Verfahren zur Herstellung derselben. | |
WO2001065601A2 (de) | Vorrichtung zum verpacken elektronischer bauteile mittels spritzgusstechnik | |
EP0852807B1 (de) | Verfahren zum elektrischen verbinden eines halbleiterchips mit zumindest einer kontaktfläche | |
DE102021102421A1 (de) | Halbleitergehäuse unter Verwendung von Gehäuse-in-Gehäuse-Systemen und zugehörige Verfahren | |
EP1212726B1 (de) | Verfahren zur herstellung eines chipkartenmoduls | |
DE102019111963A1 (de) | Halbleitermodul mit einem Halbleiter und mit einem Metallformteil, der vom Halbleiter elektrisch kontaktiert wird | |
WO2006060981A1 (de) | Halbleiterbauelement und verfahren zum herstellen eines halbleiterbauelements | |
WO2007014800A1 (de) | Chipmodul zum einbau in sensorchipkarten für fluidische anwendungen sowie verfahren zur herstellung eines derartigen chipmoduls | |
DE102021112577A1 (de) | Verfahren zur herstellung eines gehäuses für ein elektrisches bauelement mit plattierbaren einkapselungsschichten | |
DE102016204150A1 (de) | Verfahren, Halbleitermodul, Stromrichter und Fahrzeug | |
DE19527611B4 (de) | Verfahren zum Herstellen eines Substrats für elektrische Schaltkreise |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20030320 |
|
AK | Designated contracting states |
Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
RBV | Designated contracting states (corrected) |
Designated state(s): FR GB IT |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: 8566 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: INFINEON TECHNOLOGIES AG |
|
17Q | First examination report despatched |
Effective date: 20110218 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20110629 |