EP0774150B1 - Procede d'adressage optimise d'ecran a cristaux liquides - Google Patents
Procede d'adressage optimise d'ecran a cristaux liquides Download PDFInfo
- Publication number
- EP0774150B1 EP0774150B1 EP95927008A EP95927008A EP0774150B1 EP 0774150 B1 EP0774150 B1 EP 0774150B1 EP 95927008 A EP95927008 A EP 95927008A EP 95927008 A EP95927008 A EP 95927008A EP 0774150 B1 EP0774150 B1 EP 0774150B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- line
- addressing
- signal
- slope
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
- G09G2310/066—Waveforms comprising a gently increasing or decreasing portion, e.g. ramp
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0219—Reducing feedthrough effects in active matrix panels, i.e. voltage changes on the scan electrode influencing the pixel voltage due to capacitive coupling
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes
Definitions
- the present invention relates to an addressing method liquid crystal display for uniform quality display across the screen.
- a liquid crystal display consists of a set image elements ("Pixels” for Picture Element in English) each formed by an electrode and a counter-electrode framing the liquid crystal, the value of the field between these electrodes modifying the optical properties of liquid crystal.
- the voltage across the pixel electrodes is delivered via addressing columns by peripheral circuits ("Driver" in English) thanks to transistors control of these pixels, the passing and non-passing state of these transistors being determined by selection lines from other Line drivers.
- FIG. 1 represents a selection line Lj of a liquid crystal screen with m lines and n columns, controlling the transistors T1 to Tn of the pixels P1 to Pn.
- This line is connected to a line driver which delivers at A the square selection signal V A (t) as shown in FIG. 2.
- the signal V A (t) turns on the transistors T1 to Tn of the line Lj and thus allows the polarization of the electrodes of the pixels P i by the video signal coming from the columns C 1 to C n .
- the capacitors C cl represent the capacitive couplings between the line Lj and the counter-electrode CE through the liquid crystal.
- This line Lj whose end is floating constitutes a delay line which results in a deformation of the selection signal at point B with respect to point A, this signal V B (t) at point B is shown in FIG. 2. This is particularly visible when one wishes to display a uniform image and when the same voltage is applied to all the columns C 1 to C n of the screen.
- the voltage across the capacitors Cp constituted by the electrodes of the pixels P i and the counter-electrode CE is the same. However, after the instant t F this is no longer the case due to the difference between the forms of the signals V A (t) and V B (t).
- V 1 is the voltage supplied to the pixel P1 by the column C1
- the voltage .DELTA.V 1 drop across the pixel at the time when the transistor T1 becomes non-conducting is illustrated in Figure 3a, this being the voltage V of the counter electrode.
- the capacitive coupling phenomenon is identical, but in this case, the transistor T n remains on as long as the voltage V B (t) is greater than V 1 + V t ' where V t is the threshold voltage of the transistor.
- the coupling ⁇ V n between the line L j and the last pixel P n is therefore weaker than ⁇ V 1 , because as long as the transistor T n is on, the voltage across the pixels remains equal to the voltage delivered by the column C n .
- ⁇ V ' being the voltage drop at point B.
- the gray level is therefore not the same at the beginning and at the end of the line. This so-called "horizontal gradient" problem is particularly important for large screens.
- the present invention provides a simple and effective solution to this. "horizontal gradient" problem.
- the method according to the invention consists in periodically scanning each line by a voltage signal as a function of the time applied to the control of the switching element, each period consisting of a level then a curve.
- the method is characterized in that the curve is chosen to go from the value of the bearing to the blocking voltage of the element switching at a time t> 0.
- this process also makes it possible to reduce the coupling and therefore the parasitic voltages on a screen.
- FIG. 4a An embodiment of the present invention is shown in FIG. 4a and consists in modifying the shape of the signal delivered by the selection circuit in order to compensate for the delay effect of the line responsible for the horizontal gradient.
- the signal V a (t) does not decrease suddenly (after a plateau of duration t F - t j ), but from t F with a slope ⁇ preferably less than or equal to the characteristic slope of the delay line at point B, that is to say that ⁇ is less than ⁇ V / ⁇ , ⁇ being the characteristic time of the delay line in B and ⁇ V the potential drop at point A.
- An example of the value of ⁇ can be a few volts per ⁇ s. This signal thus decreases until the voltage V A (t) is equal to V F ' , voltage for which the transistors T1 to Tn are blocked. From this instant t F ' , the signal drops instantly.
- the signal is the same at point A and B, all the transistors of the line maintaining the voltages constants on pixels.
- the selection signal with delay provided with a slope ⁇ between t F and t F ' is shown in Figures 4b.
- a refinement of the method consists in using between t F and t F ' a curve which is not a straight line portion but a portion of a function f (t) which remains unchanged by the transfer function of the delay line : applying f (t) to T 1 results in applying f (t - T) to T n , T being a delay.
- f (t) can for example be a sinusoid or a sum of sinusoids.
- This method according to the invention can be implemented by a "driver" having an input which makes it possible to control the output current.
- a "driver” having an input which makes it possible to control the output current.
- the desired signal is obtained at the output of the "driver” by modulating this input so as to obtain a V H wave having an inverted sawtooth shape as illustrated in FIG. 6. That is to say each line 1 , 2, 3, 4, etc ... the high level V H is maintained on a level for a line period until time T F , then lowered linearly until time T F ' to be instantly raised again at this landing and sweep the next line.
- the present invention can be used for repair LCD flat screen. Indeed, there are procedures known repairs but which do not work because they increase the RC of the repaired line, which makes it visible because it does not not undergo the same coupling as the neighboring lines. Taking for ⁇ the greater of the characteristic times repaired line or normal lines, repaired lines become similar to neighboring lines.
- the present invention applies to the control of flat screens liquid crystal with peripheral or integrated drivers, and especially large screens.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Description
- la figure 1 déjà décrite est un schéma d'un exemple de lignes d'un écran à cristaux liquides,
- la figure 2 déjà décrite représente le signal de sélection tel qu'il est reçu en début de ligne et en fin de ligne, et illustre le problème posé du retard de la ligne,
- les figures 3a et 3b représentent les tensions des pixels en début et fin de ligne,
- les figures 4a et 4b représentent respectivement les signaux selon l'invention reçus respectivement en début et fin de ligne,
- les figures 5a et 5b représentent les tensions des pixels commandés selon l'invention respectivement en début et en fin de ligne,
- et la figure 6 représente la forme du niveau haut de référence d'un driver permettant la mise en oeuvre de l'invention.
Claims (9)
- Procédé d'adressage matriciel d'un écran balayant périodiquement chaque ligne (Lj) par un signal périodique de tension (VA(t)) en fonction du temps, appliqué sur la commande d'un élément de commutation, chaque période de ce signal (VA(t)) constituée par un palier puis une courbe f(t), caractérisé en ce que la courbe f(t) est choisie pour passer de la valeur du palier à la tension de blocage de l'élément de commutation en un temps t > 0.
- Procédé d'adressage matriciel selon la revendication 1, caractérisé en ce que f(t) est une portion de droite de pente (α).
- Procédé d'adressage matriciel selon la revendication 1, caractérisé en ce,que f(t) est une portion de sinusoïde d'amplitude A et de pulsation w.
- Procédé d'adressage matriciel selon la revendication 1, caractérisé en ce que f(t) est une portion de somme de sinusoïdes d'amplitudes Ai et de pulsation wi.
- Procédé d'adressage matriciel selon la revendication 3 ou 4, caractérisé en ce que les coefficients de la ou des sinusoïdes sont calculés de façon à ce que f(t) soit inchangé au début et à la fin de la ligne.
- Procédé d'adressage matriciel selon la revendication 2, caractérisé en ce que la valeur de la pente (α) du signal est inférieure à la valeur de la pente caractéristique de la ligne à retard en bout de ligne (B).
- Procédé d'adressage selon l'une des revendications 2 et 6, caractérisé en ce que la pente (α) est une pente négative.
- Procédé d'adressage selon l'une des revendications 1 à 7, caractérisé en ce que le signal (VA(t)) est délivré par un circuit d'adressage périphérique ayant une entrée qui permet de contrôler le courant de sortie.
- Procédé d'adressage selon l'une des revendications 1 à 7, caractérisé en ce que ce signal (VA(t)) est délivré par un circuit d'adressage ayant une entrée analogique permettant de définir le niveau haut en sortie et modulé par un signal en dents de scie inversées de période ligne.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9409586 | 1994-08-02 | ||
FR9409586A FR2723462B1 (fr) | 1994-08-02 | 1994-08-02 | Procede d'adressage optimise d'ecran a cristaux liquides et dispositif pour sa mise en oeuvre |
PCT/FR1995/001038 WO1996004640A1 (fr) | 1994-08-02 | 1995-08-02 | Procede d'adressage optimise d'ecran a cristaux liquides et dispositif pour sa mise en ×uvre |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0774150A1 EP0774150A1 (fr) | 1997-05-21 |
EP0774150B1 true EP0774150B1 (fr) | 2001-10-31 |
Family
ID=9466000
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95927008A Expired - Lifetime EP0774150B1 (fr) | 1994-08-02 | 1995-08-02 | Procede d'adressage optimise d'ecran a cristaux liquides |
Country Status (7)
Country | Link |
---|---|
US (1) | US5995075A (fr) |
EP (1) | EP0774150B1 (fr) |
JP (1) | JPH10504911A (fr) |
KR (1) | KR100366476B1 (fr) |
DE (1) | DE69523601T2 (fr) |
FR (1) | FR2723462B1 (fr) |
WO (1) | WO1996004640A1 (fr) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3406508B2 (ja) * | 1998-03-27 | 2003-05-12 | シャープ株式会社 | 表示装置および表示方法 |
KR100796787B1 (ko) * | 2001-01-04 | 2008-01-22 | 삼성전자주식회사 | 게이트 신호 지연 보상 액정 디스플레이 장치, 패널 및 방법 |
KR100830098B1 (ko) * | 2001-12-27 | 2008-05-20 | 엘지디스플레이 주식회사 | 액정표시장치 및 그 구동방법 |
US7381801B2 (en) | 2002-02-13 | 2008-06-03 | Ludwig Institute For Cancer Research | Chimerized GM-CSF antibodies |
KR100796298B1 (ko) * | 2002-08-30 | 2008-01-21 | 삼성전자주식회사 | 액정표시장치 |
TWI251183B (en) * | 2003-05-16 | 2006-03-11 | Toshiba Matsushita Display Tec | Active matrix display device |
TWI253051B (en) * | 2004-10-28 | 2006-04-11 | Quanta Display Inc | Gate driving method and circuit for liquid crystal display |
JP4667904B2 (ja) * | 2005-02-22 | 2011-04-13 | 株式会社 日立ディスプレイズ | 表示装置 |
CN101944346A (zh) | 2005-11-04 | 2011-01-12 | 夏普株式会社 | 显示装置 |
CN101501754B (zh) * | 2006-09-15 | 2012-01-18 | 夏普株式会社 | 显示装置 |
JP2008304513A (ja) * | 2007-06-05 | 2008-12-18 | Funai Electric Co Ltd | 液晶表示装置、および液晶表示装置の駆動方法 |
US8462099B2 (en) * | 2007-10-24 | 2013-06-11 | Sharp Kabushiki Kaisha | Display panel and display device |
TWI409743B (zh) * | 2008-08-07 | 2013-09-21 | Innolux Corp | 修正電路、顯示面板及顯示裝置 |
JP2011128642A (ja) * | 2011-02-03 | 2011-06-30 | Sharp Corp | 表示装置 |
WO2016163299A1 (fr) * | 2015-04-07 | 2016-10-13 | シャープ株式会社 | Dispositif d'affichage à matrice active et son procédé d'entraînement |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0683416B2 (ja) * | 1986-10-24 | 1994-10-19 | 株式会社日立製作所 | 液晶表示装置用駆動回路 |
JP2820336B2 (ja) * | 1991-10-22 | 1998-11-05 | シャープ株式会社 | アクティブマトリクス型液晶表示装置の駆動方法 |
JPH05181113A (ja) * | 1991-12-27 | 1993-07-23 | Sharp Corp | 液晶プロジェクタ |
JPH063647A (ja) * | 1992-06-18 | 1994-01-14 | Sony Corp | アクティブマトリクス型液晶表示装置の駆動方法 |
JPH0749670A (ja) * | 1993-08-09 | 1995-02-21 | Sharp Corp | 液晶駆動回路 |
JPH07287554A (ja) * | 1994-04-18 | 1995-10-31 | Casio Comput Co Ltd | 液晶表示装置 |
-
1994
- 1994-08-02 FR FR9409586A patent/FR2723462B1/fr not_active Expired - Fee Related
-
1995
- 1995-08-02 WO PCT/FR1995/001038 patent/WO1996004640A1/fr active IP Right Grant
- 1995-08-02 KR KR1019970700874A patent/KR100366476B1/ko not_active IP Right Cessation
- 1995-08-02 US US08/776,272 patent/US5995075A/en not_active Expired - Lifetime
- 1995-08-02 JP JP8506264A patent/JPH10504911A/ja active Pending
- 1995-08-02 DE DE69523601T patent/DE69523601T2/de not_active Expired - Lifetime
- 1995-08-02 EP EP95927008A patent/EP0774150B1/fr not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR100366476B1 (ko) | 2003-03-06 |
WO1996004640A1 (fr) | 1996-02-15 |
FR2723462A1 (fr) | 1996-02-09 |
FR2723462B1 (fr) | 1996-09-06 |
US5995075A (en) | 1999-11-30 |
EP0774150A1 (fr) | 1997-05-21 |
DE69523601T2 (de) | 2002-07-11 |
DE69523601D1 (de) | 2001-12-06 |
JPH10504911A (ja) | 1998-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0774150B1 (fr) | Procede d'adressage optimise d'ecran a cristaux liquides | |
EP0815552B1 (fr) | Procede d'adressage d'un ecran plat utilisant une precharge des pixels, circuit de commande permettant la mise en oeuvre du procede et son application aux ecrans de grandes dimensions | |
FR2553218A1 (fr) | Ecran d'affichage a matrice active sans croisement des lignes et des colonnes d'adressage | |
FR2720185A1 (fr) | Registre à décalage utilisant des transistors M.I.S. de même polarité. | |
EP2311042B1 (fr) | Registre a decalage a transistors a effet de champ | |
KR20010006264A (ko) | 집적된 충전 펌프를 구비한 화소 구동 회로를 갖는 활성 매트릭스 디스플레이 | |
WO2007125095A1 (fr) | Ecran electroluminescent organique | |
FR2708129A1 (fr) | Procédé et dispositif de commande d'un écran fluorescent à micropointes. | |
US20060007084A1 (en) | Liquid crystal display device and method of driving liquid crystal display device | |
EP0236198B1 (fr) | Ecran d'affichage à matrice active permettant l'affichage de niveaux de gris | |
FR2780541A1 (fr) | Procede et dispositif d'affichage a cristaux liquides | |
WO2009030776A1 (fr) | Registre a decalage pour un ecran plat a matrice active | |
EP1774505B1 (fr) | Afficheur matriciel a cristaux liquides | |
FR2772501A1 (fr) | Dispositif de commande matriciel | |
EP0487389A1 (fr) | Ecran plat à matrice active | |
EP1958182B1 (fr) | Systeme video comprenant un afficheur matriciel a cristaux liquides a procede d'adressage ameliore | |
EP0435750B1 (fr) | Procédé d'adressage de chaque colonne d'un écran LCD de type matriciel | |
JPH06230746A (ja) | 能動マトリックス液晶表示システム及び該システムの動作方法 | |
FR2667188A1 (fr) | Circuit echantillonneur-bloqueur pour ecran d'affichage a cristal liquide. | |
JPH07218896A (ja) | アクティブマトリックス型液晶表示装置 | |
FR2615993A1 (fr) | Procede et dispositif d'elimination de couplage dans des ecrans a cristaux liquides a transistors en couches minces adresses matriciellement | |
US8723096B2 (en) | Active photosensing pixel with two-terminal photosensing transistor | |
EP0525168A1 (fr) | Demultiplexeur comprenant une porte a trois etats. | |
KR101278899B1 (ko) | 능동 감광 픽셀 | |
KR20040062048A (ko) | 액정표시장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19970130 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB NL |
|
17Q | First examination report despatched |
Effective date: 19990909 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
RTI1 | Title (correction) |
Free format text: METHOD FOR OPTIMISED ADDRESSING OF A LIQUID CRYSTAL DISPLAY |
|
RTI1 | Title (correction) |
Free format text: METHOD FOR OPTIMISED ADDRESSING OF A LIQUID CRYSTAL DISPLAY |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB NL |
|
REF | Corresponds to: |
Ref document number: 69523601 Country of ref document: DE Date of ref document: 20011206 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20020108 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20140821 Year of fee payment: 20 Ref country code: NL Payment date: 20140809 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20140821 Year of fee payment: 20 Ref country code: GB Payment date: 20140826 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R071 Ref document number: 69523601 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: V4 Effective date: 20150802 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: PE20 Expiry date: 20150801 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION Effective date: 20150801 |