EP0683920A4 - Dispositif a panneau plat pourvu d'une structure interne de support et/ou d'une matrice noire en relief. - Google Patents

Dispositif a panneau plat pourvu d'une structure interne de support et/ou d'une matrice noire en relief.

Info

Publication number
EP0683920A4
EP0683920A4 EP94908603A EP94908603A EP0683920A4 EP 0683920 A4 EP0683920 A4 EP 0683920A4 EP 94908603 A EP94908603 A EP 94908603A EP 94908603 A EP94908603 A EP 94908603A EP 0683920 A4 EP0683920 A4 EP 0683920A4
Authority
EP
European Patent Office
Prior art keywords
spacer
light
ridges
faceplate
backplate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP94908603A
Other languages
German (de)
English (en)
Other versions
EP0683920B2 (fr
EP0683920A1 (fr
EP0683920B1 (fr
Inventor
Theodore S Fahlen
Robert M Duboc Jr
Christopher J Curtin
Christopher J Spindt
Paul A Lovoi
Ronald S Nowicki
David L Morris
Anthony P Schmid
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Candescent Intellectual Property Services Inc
Original Assignee
Candescent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=27359648&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=EP0683920(A4) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from US08/012,542 external-priority patent/US5589731A/en
Priority claimed from US08/188,856 external-priority patent/US5477105A/en
Application filed by Candescent Technologies Inc filed Critical Candescent Technologies Inc
Publication of EP0683920A1 publication Critical patent/EP0683920A1/fr
Publication of EP0683920A4 publication Critical patent/EP0683920A4/fr
Application granted granted Critical
Publication of EP0683920B1 publication Critical patent/EP0683920B1/fr
Publication of EP0683920B2 publication Critical patent/EP0683920B2/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J61/00—Gas-discharge or vapour-discharge lamps
    • H01J61/02—Details
    • H01J61/30—Vessels; Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J29/00—Details of cathode-ray tubes or of electron-beam tubes of the types covered by group H01J31/00
    • H01J29/02—Electrodes; Screens; Mounting, supporting, spacing or insulating thereof
    • H01J29/028—Mounting or supporting arrangements for flat panel cathode ray tubes, e.g. spacers particularly relating to electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J29/00—Details of cathode-ray tubes or of electron-beam tubes of the types covered by group H01J31/00
    • H01J29/02—Electrodes; Screens; Mounting, supporting, spacing or insulating thereof
    • H01J29/08—Electrodes intimately associated with a screen on or from which an image or pattern is formed, picked-up, converted or stored, e.g. backing-plates for storage tubes or collecting secondary electrons
    • H01J29/085—Anode plates, e.g. for screens of flat panel displays
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J29/00—Details of cathode-ray tubes or of electron-beam tubes of the types covered by group H01J31/00
    • H01J29/02—Electrodes; Screens; Mounting, supporting, spacing or insulating thereof
    • H01J29/10—Screens on or from which an image or pattern is formed, picked up, converted or stored
    • H01J29/18—Luminescent screens
    • H01J29/30—Luminescent screens with luminescent material discontinuously arranged, e.g. in dots, in lines
    • H01J29/32—Luminescent screens with luminescent material discontinuously arranged, e.g. in dots, in lines with adjacent dots or lines of different luminescent material, e.g. for colour television
    • H01J29/327—Black matrix materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J29/00—Details of cathode-ray tubes or of electron-beam tubes of the types covered by group H01J31/00
    • H01J29/46—Arrangements of electrodes and associated parts for generating or controlling the ray or beam, e.g. electron-optical arrangement
    • H01J29/467—Control electrodes for flat display tubes, e.g. of the type covered by group H01J31/123
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J29/00—Details of cathode-ray tubes or of electron-beam tubes of the types covered by group H01J31/00
    • H01J29/86—Vessels; Containers; Vacuum locks
    • H01J29/864—Spacers between faceplate and backplate of flat panel cathode ray tubes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J31/00—Cathode ray tubes; Electron beam tubes
    • H01J31/08—Cathode ray tubes; Electron beam tubes having a screen on or from which an image or pattern is formed, picked up, converted, or stored
    • H01J31/10—Image or pattern display tubes, i.e. having electrical input and optical output; Flying-spot tubes for scanning purposes
    • H01J31/12—Image or pattern display tubes, i.e. having electrical input and optical output; Flying-spot tubes for scanning purposes with luminescent screen
    • H01J31/123—Flat display tubes
    • H01J31/125—Flat display tubes provided with control means permitting the electron beam to reach selected parts of the screen, e.g. digital selection
    • H01J31/127—Flat display tubes provided with control means permitting the electron beam to reach selected parts of the screen, e.g. digital selection using large area or array sources, i.e. essentially a source for each pixel group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J9/00—Apparatus or processes specially adapted for the manufacture, installation, removal, maintenance of electric discharge tubes, discharge lamps, or parts thereof; Recovery of material from discharge tubes or lamps
    • H01J9/02—Manufacture of electrodes or electrode systems
    • H01J9/18—Assembling together the component parts of electrode systems
    • H01J9/185—Assembling together the component parts of electrode systems of flat panel display devices, e.g. by using spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J9/00—Apparatus or processes specially adapted for the manufacture, installation, removal, maintenance of electric discharge tubes, discharge lamps, or parts thereof; Recovery of material from discharge tubes or lamps
    • H01J9/24—Manufacture or joining of vessels, leading-in conductors or bases
    • H01J9/241—Manufacture or joining of vessels, leading-in conductors or bases the vessel being for a flat panel display
    • H01J9/242—Spacers between faceplate and backplate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2329/00—Electron emission display panels, e.g. field emission display panels
    • H01J2329/02—Electrodes other than control electrodes
    • H01J2329/08—Anode electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2329/00—Electron emission display panels, e.g. field emission display panels
    • H01J2329/18—Luminescent screens
    • H01J2329/32—Means associated with discontinuous arrangements of the luminescent material
    • H01J2329/323—Black matrix
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2329/00—Electron emission display panels, e.g. field emission display panels
    • H01J2329/86—Vessels
    • H01J2329/8625—Spacing members
    • H01J2329/864—Spacing members characterised by the material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2329/00—Electron emission display panels, e.g. field emission display panels
    • H01J2329/86—Vessels
    • H01J2329/8625—Spacing members
    • H01J2329/8645—Spacing members with coatings on the lateral surfaces thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2329/00—Electron emission display panels, e.g. field emission display panels
    • H01J2329/86—Vessels
    • H01J2329/8625—Spacing members
    • H01J2329/865—Connection of the spacing members to the substrates or electrodes
    • H01J2329/8655—Conductive or resistive layers

Definitions

  • This invention relates to flat panel devices such as flat cathode ray tube (CRT) displays. This invention also relates to techniques used in fabricating flat panel devices.
  • CRT flat cathode ray tube
  • flat CRT display also known as a "flat panel display”
  • flat panel display In addition to flat CRT displays, other flat panel displays, such as plasma displays, have also been developed.
  • a faceplate, a backplate, and connecting walls around the periphery of the faceplate and backplate form an enclosure.
  • the enclosure In some flat panel displays, the enclosure is held at vacuum pressure, e.g., in flat CRT displays, approximately 1 x 10" 7 torr.
  • the interior surface of the faceplate is coated with light emissive elements such as phosphor or phosphor patterns which define the active region of the display.
  • the light emissive elements are caused to emit light, e.g., cathodic elements located adjacent the backplate are excited to release electrons which are accelerated toward the phosphor on the faceplate, causing the phosphor to emit light which is seen by a viewer at the exterior surface of the faceplate (the "viewing surface”) .
  • the electron-emissive elements are selectively excited to cause certain of the elements to emit electrons that move towards phosphors on the faceplate. These phosphors, upon being struck by the impinging electrons, emit light that is visible at the exterior surface of the faceplate.
  • the electrons emitted from each of the sets of electron-emissive elements are intended to strike only certain target phosphors. However, some of the emitted electrons invariably strike portions of the faceplate outside the target phosphors.
  • a matrix of dark non-reflective regions that emit substantially no light when struck by electrons from the electron-emissive elements are suitably dispersed among the phosphor regions. In a color display, this black matrix also improves color purity.
  • the phosphor regions extend further away from the faceplate than the black matrix.
  • the faceplate and backplate are particularly susceptible to this type of mechanical failure due to their high aspect ratio.
  • “aspect ratio” is defined as either the width, i.e., distance between the interior surfaces of opposing connecting walls, or the height, i.e., distance between the interior surface of the faceplate and the interior surface of the backplate, divided by the thickness.
  • the faceplate or backplate of a flat panel display may also fail due to external forces resulting from impacts sustained by the flat panel display.
  • Spacers have been used to internally support the faceplate and/or backplate. Previous spacers have been walls or posts located between pixels (phosphor regions that define the smallest individual picture element of the display) in the active region of the display.
  • polyimide spacers have been found inadequate because of: 1) insufficient strength; 2) inability to match the coefficient of thermal expansion with the materials typically used for the faceplate (e.g., glass) , backplate (e.g. , glass, ceramic, glass-ceramic or metal) and addressing grid (e.g., glass-ceramic or ceramic) , resulting in registration problems; and 3) outgassing that may occur when polyimide is used in a vacuum pressure environment.
  • the presence of the spacers may adversely affect the flow of electrons toward the faceplate in the vicinity of the spacer.
  • stray electrons may electrostatically charge the surface of the spacer, changing the voltage distribution near the spacer from the desired distribution and resulting in distortion of the electron flow, thereby causing distortions in the image produced by the display.
  • a flat panel device includes a spacer for providing internal support of the device.
  • the spacer prevents the device from collapsing as a result of stresses arising from the differential pressure between the internal vacuum pressure (i.e., any pressure less than atmospheric pressure) and the external atmospheric pressure.
  • the spacer also internally supports the device against stresses arising from external impact forces.
  • surfaces of the spacer within the enclosure are treated to prevent or minimize charge buildup on the spacer surfaces. Consequently, the presence of the spacer does not adversely affect the flow of electrons near the spacer, so that the image produced by the device is not distorted.
  • a coating is formed on spacer surfaces, the coating being a material having a secondary emission ratio ⁇ less than 4 and a sheet resistance between 10 9 and 10 14 ohms/ ⁇ . in an additional embodiment, the coating has a secondary emission ratio ⁇ less than 2.
  • the coating is selected from a group of materials including chromium oxide, copper oxide, carbon, titanium oxide and vanadium oxide. In one particular embodiment, the coating is chromium oxide.
  • a first coating is formed on spacer surfaces. A second coating is formed over the first coating. The first coating is a material having a sheet resistance between 10 9 and 10 14 ohms/ ⁇ . The second coating is a material having a secondary emission ratio ⁇ less than 4. In an additional embodiment the second coating has a secondary emission ratio ⁇ less than 2.
  • spacer surfaces are first surface-doped to produce a sheet resistance between 10 9 and 10 14 ohms/ ⁇ , then a coating is formed over the doped spacer surfaces, the coating being a material having a secondary emission ratio ⁇ less than 4. In an additional embodiment the coating has a secondary emission ratio ⁇ less than 2.
  • the coating is selected from a group of materials including chromium oxide, copper oxide, carbon, titanium oxide and vanadium oxide. In one particular embodiment, the coating is chromium oxide.
  • spacer surfaces are surface-doped to produce a sheet resistance between 10 9 and 10 14 ohms/ ⁇ .
  • the total thickness of the coating or coatings is between 0.05 and 20 ⁇ m.
  • the coating having a secondary emission ratio ⁇ less than 4 is preferably formed with a thickness between 0.01 and 0.05 ⁇ m.
  • the coating or coatings are formed such that the sheet resistance varies no more than ⁇ 2% throughout the coating.
  • the dopant can be, for instance, titanium, iron, manganese or chromium.
  • the spacer can be made of, for instance, ceramic and can be a spacer wall, a spacer structure, or some combination of a spacer wall, spacer walls, and spacer structure.
  • the flat panel device also contains a mechanism to emit light.
  • the flat panel device can include a field emitter cathode or a thermionic cathode.
  • the faceplate and backplate of the flat panel device can both be straight or both be curved.
  • the flat panel device can include an addressing grid.
  • one or more electrodes are formed on the treated spacer surfaces. For instance, an electrode can be formed near an interface of the spacer and backplate, the voltage of the electrode being controlled to achieve a desired voltage distribution in the vicinity of the interface, thereby deflecting the flow of electrons as desired to correct for distortions resulting from imperfections in the surface treatment or misalignment of the spacer.
  • this electrode can be formed with a serpentine path with respect to an interior surface of the backplate in order to achieve a desired voltage distribution.
  • a voltage divider establishes the voltage of each electrode.
  • the voltage divider is a resistive coating formed on the spacer surfaces. The sheet resistance of the coating must be closely controlled (preferably ⁇ 2%) to achieve accurate voltages on the electrodes.
  • the voltage divider can be a resistive strip that is positioned outside the enclosure across the electrically conductive traces that extend from each of the electrodes. The voltage control of the voltage divider can be fine-tuned by "trimming," i.e., selectively removing material from the voltage divider to vary local resistance to establish the desired voltages on the electrodes.
  • a strip of electrically conductive material (“edge metallization”) is formed between an edge surface of the spacer and the backplate, and in intimate contact with the entire length of the spacer. If a resistive coating is formed on the spacer surfaces, the edge metallization is electrically connected to the resistive coating. In that case, the edge metallization and the resistive coating are formed such that an interface between the edge metallization and the resistive coating is at a constant distance from an interior surface of the backplate. In like manner, edge metallization is formed between an edge surface of the spacer and the faceplate to establish good electrical connection between the faceplate and spacer.
  • a flat panel device is assembled by mounting a spacer between a backplate and faceplate, treating surfaces of the spacer to prevent or minimize charge buildup on the spacer surfaces, coating an edge surface of the spacer with edge metallization such that the edge metallization forms an electrical connection between the spacer and backplate, and sealing the backplate and faceplate together to encase the spacer in an enclosure.
  • the surfaces can be treated by forming a resistive coating or coatings, by surface doping, by surface doping and forming a resistive coating or coatings, or by firing to reduce the surface.
  • the resistive coating or coatings can be formed by chemical vapor deposition, sputtering, or evaporation.
  • the present invention furnishes a light- emitting structure suitable for use in optical devices such as flat-panel CRT displays.
  • the light-emitting structure of the invention contains a main section, a pattern of ridges situated along the main section, and a plurality of light-emissive regions situated along the main section in spaces between the ridges.
  • the light- emissive regions produce light upon being struck by electrons.
  • the ridges in contrast, are substantially non-emissive of light when hit by electrons.
  • the ridges extend further away from the main section than the light- emissive regions.
  • Each ridge includes a dark region that encompasses substantially the entire width of that ridge and at least part of its height.
  • the pattern of ridges thereby forms a raised black matrix that improves the contrast of the light-emitting structure.
  • the raised black matrix also enhances the color purity when the light-emissive regions selectively produce light of two or more colors.
  • the main section constitutes the first of a pair of plates having internal surfaces that face, and are spaced apart, from each other.
  • the light- emissive regions and the raised ridges are situated along the internal surface of the first plate.
  • the first plate is transparent at least in portions extending along the light-emissive regions.
  • An array of laterally separated sets of electron-emissive elements are situated along the internal surface of the second plate.
  • the electron- emissive elements emit electrons that cause the light- emissive regions to emit light.
  • the optical device contains supporting structure that supports the two plates and keeps them spaced apart from each other.
  • the support structure preferably includes a group of laterally separated internal supports situated between the ridges and the second plate so as to cross the ridges.
  • the internal supports extend towards areas between the electron-emissive elements. As a result, the internal supports are largely not visible at the exterior surface of the faceplate—i.e., the viewing surface.
  • the light-emissive regions are typically quite fragile. Because the ridges extend further away from the first plate than the light-emissive regions, the ridges prevent the internal supports from directly exerting force on the light-emissive regions. The combination of internal supports and raised ridges thereby provides a mechanism for maintaining a desired spacing between the two plates along the full active area of the optical device without subjecting the fragile light-emissive regions to potentially damaging mechanical forces produced by the internal supports. This increases device reliability.
  • the light-emitting structure of the invention can be fabricated according to various techniques. In one group of techniques according to the invention, the pattern of ridges is formed along the main section by a process that involves selectively removing portions of a layer of ridge material provided along the main section. In another group of techniques according to the invention, portions of a body are selectively removed to a specified depth such that the remainder of the body comprises the main section and the pattern of ridges.
  • Figure 1 is a perspective cutaway view of a flat panel display including a thermionic cathode according to an embodiment of the invention.
  • Figures 2A and 2B are simplified cross-sectional views of a flat panel display according to an embodiment of the invention illustrating the use of spacer walls.
  • Figure 2A is a cross-sectional view taken along plane 2B- 2B of Figure 2B.
  • Figure 2B is a cross-sectional view taken along plane 2A-2A of Figure 2A.
  • Figure 3 is a perspective cutaway view of a flat panel display including a field emission cathode according to another embodiment of the invention.
  • Figure 4A is a detailed perspective sectional view of a portion of the flat panel display of Figure 3.
  • Figures 4B and 4C are plan views of internal parts of the display of Figure 4A as seen respectively from the positions of, and in the directions of, arrows C and D.
  • Figure 4D is a cross-sectional side view of the full flat-panel CRT display of Figure 4A.
  • Figure 4E is a magnified cross-sectional structural view of part of the CRT display of Figure 4A centering around the black matrix.
  • Figure 5 is a detailed view of a portion of Figure 2B illustrating means for aligning spacer walls according to an embodiment of the invention.
  • Figure 6 is a simplified cross-sectional view, viewed in the same direction as Figure 2A, illustrating a flat panel display including spacer walls and a spacer structure according to another embodiment of the invention.
  • Figure 7A is a simplified cross-sectional view, viewed in the same direction as Figure 2A, of a portion of a flat panel display according to an embodiment of the invention including a field emission cathode and spacer walls.
  • Figure 7B is a simplified cross-sectional view, viewed in the same direction as Figure 2A, of a portion of a flat panel display according to another embodiment of the invention including a field emission cathode, spacer walls and an addressing grid.
  • Figure 7C is a simplified cross-sectional view, viewed in the same direction as Figure 2A, of a portion of a flat panel display according to another embodiment of the invention including a field emission cathode, a spacer structure and an addressing grid.
  • Figure 8 is a simplified cross-sectional view, viewed in the same direction as Figure 2A, illustrating the use of spacers according to the invention in a flat panel display having a curved faceplate and backplate.
  • Figures 9A and 9B are simplified cross-sectional views of a flat panel display according to an embodiment of the invention illustrating a coating formed on surfaces of spacer walls.
  • Figure 9A is a cross-sectional view taken along plane 9B-9B of Figure 9B
  • Figure 9B is a cross-sectional view taken along plane 9A-9A of Figure 9A.
  • Figure 10 is a graph of voltage versus distance from a field emitter in a direction perpendicular to a baseplate on which the field emitter is situated.
  • Figure 11 is a graph of secondary emission ratio versus voltage illustrating the characteristics of two materials.
  • Figures 12A through 12D are cross-sectional views illustrating the interface between a spacer wall, metallization and focusing ridges of the backplate according to various embodiments of the invention.
  • Figures 13A, 13B, 13C, 13D, 13E, 13F, 13G, and 13H are cross-sectional views representing steps in manufacturing a light-emitting black-matrix structure for the display of Figure 4A.
  • Figures 14A, 14B, 14, 14D, 14E, 14F, 14G, 14H, 141, and 14J are cross-sectional views representing steps in manufacturing another light-emitting black-matrix structure for the display of Figure 4A.
  • Figures 15A, 15B, 15C, 15D, 15E, 15F, 15G, 15H, 151, and 15J are cross-sectional views representing steps in manufacturing a further light-emitting black-matrix structure for the display of Figure 4A.
  • Figures 16A, 16B, 16C, 16D, 16E, 16F, 16G, 16H, 161, and 16J are cross-sectional views representing steps in manufacturing yet another light-emitting black-matrix structure for the display of Figure 4A.
  • CTR cathode ray tube
  • the invention is also applicable to other flat panel displays such as plasma displays or vacuum fluorescent displays.
  • the invention is not limited to use with displays, but can be used with other flat panel devices used for other purposes such as optical signal processing, optical addressing for use in controlling other devices such as, for instance, phased array radar devices, or scanning of an image to be reproduced on another medium such as in copiers or printers.
  • the invention is applicable to flat panel devices having non- rectangular screen shapes, e.g., circular, and irregular screen shapes such as might be used in a vehicle dashboard or an aircraft control panel.
  • a flat panel display is a display in which the faceplate and backplate are substantially parallel, and the thickness of the display is small compared to the thickness of a conventional deflected-beam CRT display, the thickness of the display being measured in a direction substantially perpendicular to the faceplate and backplate.
  • the thickness of a flat panel display is less than 2 inches (5.08 cm).
  • the thickness of a flat panel display is substantially less than 2 inches, e.g., 0.25 - 1.0 inches (0.64 - 2.54 cm).
  • FIG. 1 is a perspective cutaway view of flat panel display 100 according to an embodiment of the invention.
  • Flat panel display 100 includes faceplate 102, backplate 103 and layer 105 having peripheral region 105a outside seals 101a, 101b on which electronics 110 are disposed.
  • Faceplate 102, backplate 103, layer 105 and seals 101a, 101b form an enclosure that is held at vacuum pressure (herein, vacuum pressure is defined as any pressure less than atmospheric pressure) of approximately 1 x 10" 7 torr.
  • vacuum pressure is defined as any pressure less than atmospheric pressure
  • cathode 109 which is formed on or near backplate 103, is heated to emit electrons toward the phosphor-coated interior surface of faceplate 102 (i.e., anode) .
  • Addressing grid 106 is positioned between cathode 109 and faceplate 102.
  • Electronics 110 includes driving circuitry for controlling the voltage of electrodes in holes 111 of addressing grid 106 so that the flow of electrons to faceplate 102 is regulated.
  • Spacers 108 support faceplate 102 against addressing grid 106.
  • Figure 2A is a simplified cross-sectional view, taken along plane 2B-2B of Figure 2B, of flat panel display 200 according to the invention.
  • Figure 2B is a simplified cross-sectional view, taken along plane 2A-2A of Figure 2A, of flat panel display 200.
  • Faceplate 202, backplate 203, top wall 204a, bottom wall 204c, and side walls 204b, 204d form enclosure 201 that is held at vacuum pressure.
  • the side (interior surface) of faceplate 202 facing into enclosure 201 is coated with phosphor or phosphor patterns.
  • Layer 205 is disposed between faceplate 202 and backplate 203.
  • Addressing grid 206 is formed within enclosure 201 on the portion of layer 205 corresponding to the active region (i.e., projected area of the phosphor coated region of faceplate 202 on a plane parallel to faceplate 202) of faceplate 202.
  • Spacer walls 207 are formed within enclosure 201 on the portion of layer 205 corresponding to the active region (i.e., projected area of the phosphor coated region of faceplate 202 on a plane parallel to faceplate 202) of faceplate 202.
  • spacer walls and 208 are disposed between backplate 203 and addressing grid 206, and faceplate 202 and addressing grid 206, respectively.
  • spacer is used to describe generally any structure used as an internal support within a flat panel display.
  • specific embodiments of spacers according to the invention are described as a “spacer wall” or “spacer walls,” or as a “spacer structure.”
  • Spacer subsumes “spacer wall,” “spacer walls,” and “spacer structure,” as well as any other structure performing the above-described function of a spacer.
  • a thermionic cathode is located between addressing grid 206 and backplate 203.
  • the thermionic cathode includes cathode wires 209, and directional electrodes 210 formed on cathode spacer walls 207. Though not shown, electrodes could also be formed on backplate 203. Though two directional electrodes 210 are shown formed on each side of each cathode spacer wall 207, it is to be understood that other numbers of directional electrodes 210 could be used. Further, though one cathode wire 209 is shown between each cathode spacer wall 207, it is to be understood that there can be more than one cathode wire 209 between each cathode spacer wall 207.
  • each cathode wire 209 is attached to a spring (not shown) by, for instance, welding.
  • the springs are, in turn, attached to backplate 203, addressing grid 206 or cathode spacer walls 207.
  • the springs maintain cathode wires 209 parallel to backplate 203, addressing grid 206 and cathode spacer walls 207 as cathode wires 209 heat and expand during operation of display 200, then cool and contract when display 200 is turned off.
  • Each cathode wire 209 is heated to release electrons.
  • a voltage is applied to each directional electrode 210 to help shape the electron distribution and electron paths as the electrons move toward addressing grid 206.
  • Voltages applied to electrodes (not shown) formed on the surface of holes 211 formed in addressing grid 206 govern whether the electrons pass through addressing grid 206 to strike the phosphor coated on faceplate 202.
  • Addressing grid 206 may also contain electrodes that direct the electrons to strike a particular phosphor region or regions, and electrodes that focus the electron distribution.
  • cathode spacer walls 207 and/or anode spacer walls 208 can be treated to prevent electrostatic charging of spacer walls 207 and/or 208 that can undesirably affect the flow of electrons toward phosphor-coated faceplate 202 and thereby degrade the quality of the image produced by flat panel display 200.
  • thermionic cathode in which a wire is heated to emit electrons
  • other types of thermionic cathode can be used.
  • a thermionic cathode can include dots (the dots can be of any shape) of material formed on backplate 203 which are heated to emit electrons.
  • Faceplate 202 is made of, for example, glass.
  • Backplate 203 is made of, for example, glass, ceramic, glass-ceramic, silicon or metal.
  • Addressing grid 206 is made of, for example, ceramic or glass-ceramic.
  • Walls 204a, 204b, 204c, 204d are made of, for example, glass, ceramic, glass-ceramic or metal.
  • the thickness of faceplate 202 is approximately 0.080 inches (2.03 mm)
  • the thickness of addressing grid 206 is approximately 0.020 inches (0.51 mm)
  • the thickness of backplate 203 is approximately 0.080 inches (2.03 mm).
  • Phosphor or phosphor patterns are coated on the interior surface of faceplate 202.
  • the region of faceplate 202 in which phosphor is coated is called the active region.
  • active region has been used elsewhere in this description to denote, in addition to the above-described region of faceplate 202, the projected area of that region of faceplate 202 in any plane parallel to faceplate 202.
  • Phosphor need not cover the entire active region.
  • the phosphor can be segmented into regions. Phosphor regions can be defined by surrounding them with a black border, called a "black matrix,” to improve contrast.
  • anode spacer walls 208 In order to avoid a "prison cell effect" on the external viewing surface of faceplate 202, anode spacer walls 208 must be located over the black matrix within the active region of faceplate 202 so that anode spacer walls 208 are not seen at the viewing surface of flat panel display 200.
  • the black matrix is raised above the phosphor coating on the interior surface of faceplate 202 by photolithographic patterning and etching away of the black matrix material in the areas to be coated with phosphor.
  • Anode spacer walls 208 contact a part of the black matrix. Since the black matrix is raised above the remainder of faceplate 202, even if anode spacer walls 208 slide from their original position on the black matrix, anode spacer walls 208 are held above the phosphor coating by another part of the black matrix so that the phosphor coating is not damaged by contact with anode spacer walls 208, as is evident from the more detailed description of the black matrix below.
  • the surface of the black matrix is approximately level with the phosphor coating on faceplate 202. Again, anode spacer walls 208 contact the black matrix.
  • Distance 222 between the phosphor-coated interior surface of faceplate 202 and the facing surface of addressing grid 206 depends upon voltage breakdown requirements. In one embodiment, distance 222 is approximately 0.100 inches (2.54 mm). Distance 223 between the interior surface of backplate 203 and the facing surface of addressing grid 206 depends upon the uniformity of the electron flow from the cathode. In one embodiment, distance 223 is approximately 0.250 inches (6.35 mm) .
  • Spacing 225 of cathode spacer walls 207 is determined according to mechanical and electrical constraints. Mechanically, there must be an adequate number of cathode spacer walls 207, positioned properly with respect to addressing grid 206, to properly support backplate 203 against the pressure differential between the vacuum pressure in enclosure 201 and the atmospheric pressure surrounding the exterior of flat panel display 200. Spacing 225 depends upon distance 223 between the interior surface of backplate 203 and the facing surface of addressing grid 206, the material of which cathode spacer walls 207 are made, and the thickness and material of backplate 203.
  • cathode spacer walls 207 must be located so that directional electrodes 210 are an appropriate distance from each cathode wire 209 to achieve the desired distribution and path-shape of electrons emitted from cathode wires 209, and to ensure that the electrons are accelerated adequately toward addressing grid 206.
  • either electrical or mechanical constraints may dictate the maximum allowable spacing 225.
  • cathode spacer walls 207 must be located so that they do not cover holes 211 formed in addressing grid 206, or adversely intercept or deflect electrons. However, as noted above and described in greater detail below, cathode spacer walls 207 can be treated to minimize or eliminate undesired interception or deflection of electrons.
  • Spacing 224 of anode spacer walls 208 is also determined according to mechanical and electrical considerations. Mechanically, there must be an adequate number of anode spacer walls 208, positioned properly with respect to addressing grid 206, to properly support faceplate 202 against the pressure differential between the vacuum pressure in enclosure 201 and the atmospheric pressure surrounding the exterior of flat panel display 200. Similarly to spacing 225, spacing 224 depends upon distance 222 between the interior surface of faceplate 202 and the facing surface of addressing grid 206, the 5 material of which anode spacer walls 208 are made, and the thickness of faceplate 202.
  • anode spacer walls 208 must be located so that they do not cover holes 211 formed in addressing grid 206, cover phosphor on faceplate 202, or adversely
  • anode spacer walls 208 can be treated to minimize or eliminate undesired deflection or interception of electrons.
  • glass-ceramic anode spacer walls 208 having a thickness of 4 mils (0.102 mm), and distance 222 of 0.1 inches (2.54 mm), spacing 224 is approximately 1 inch (2.54 cm).
  • glass backplate 203 having a thickness of 0.080 inches (2.03 mm)
  • spacing 225 is also approximately 1 inch (2.54 cm), taking into consideration only mechanical constraints on spacing 225.
  • the maximum spacing 225 of cathode spacer walls 207 may vary
  • cathode spacer walls 207 can be shaped and because backplate 203 can be made of a material other than glass. Further, as noted above, electrical considerations may dictate a different spacing 225.
  • Anode spacer walls 208 can be located such that each
  • anode spacer wall 208 is opposite addressing grid 206 from one of cathode spacer walls 207.
  • Anode spacer walls 208 need not be formed opposite each cathode spacer wall 207 if the backplate 203 is sufficiently thick. Further cathode spacer walls 207 need not be formed opposite each
  • cathode spacer walls e.g., cathode spacer walls 207
  • cathode spacer walls 207 have extended all the way from backplate 203 to addressing grid 206.
  • spacer walls 207 and 208 follow a straight line path between rows of holes 211 in addressing grid 206 from top wall 204a to bottom wall 204c. In additional embodiments of the invention, spacer walls can follow other than a straight line path through rows of holes 211 in addressing grid 206. In the above description, spacer walls 207 and 208 extend from close to top wall 204a to close to bottom wall 204c. Generally, spacer walls 207 and 208 can be formed in any manner to provide support so long as they do not adversely affect the electron flow to faceplate 202.
  • spacer walls 207 and 208 could be formed that extend from one side wall 204b to the other side wall 204d, or spacer walls 207 and 208 could extend diagonally across flat panel display 200. Which of these configurations is chosen will depend on the characteristics of the cathode.
  • Spacer walls 207 and 208 must have a sufficiently small thickness so that spacer walls 207 and 208 do not overlap and block holes 211 in addressing grid 206.
  • holes 211 are approximately 5 mils (0.127 mm) in diameter and have a center-to-center distance, measured between holes 211 in the same row or column, of 12.5 mils (0.318 mm).
  • Spacer walls 207 and 208 have a thickness of approximately 4 mils (0.102 mm) .
  • spacer walls and spacer structures in embodiments of the invention described above and below are made of a thin material which is readily workable in an untreated state and becomes stiff and strong after a prescribed treatment. The material must also be compatible with use in a vacuum environment.
  • the spacer walls and spacer structures are made of a material having a coefficient of thermal expansion that closely matches the coefficients of thermal expansion of the faceplate, backplate and addressing grid (if present) .
  • Matching the coefficients of thermal expansion means that the spacer walls, addressing grid, faceplate and backplate expand and contract approximately the same amount during heating and cooling that occurs when the flat panel display is assembled or operated. Consequently, proper alignment is maintained among the spacer walls, addressing grid, faceplate and backplate.
  • spacer walls and spacer structures can be made of the same material used to form the addressing grid (if present) .
  • spacer walls 207 and 208 are made of a ceramic or glass-ceramic material.
  • spacer walls 207 and 208 are formed from ceramic tape.
  • ceramic or glass-ceramic tapes and slurries are the materials used for the spacer walls or spacer structures.
  • the requirements of the material for spacers according to the invention are that (a) it be producible in thin layers, (b) the layers be flexible in the unfired state, (c) holes can be put in a layer or several layers together in the unfired state, (d) the holes can be filled with conductors where desired, (e) conductive traces can be put accurately on the surfaces of the unfired layers, (f) the layers can be laminated, in that they are bonded together at least on a final firing, (g) the fired structure have a coefficient of thermal expansion that can be substantially matched to that of a face plate and a back plate which are made of materials such as float glass, (h) the fired, laminated structure be rigid and strong, (i) the fired structure be vacuum compatible, (j) the fired structure not contain materials which will poison
  • ceramic is often used, in the context of ceramic tape or ceramic layer or ceramic sheet.
  • the term is intended to refer to any of a known family of glass- ceramic tapes, devitrifying glass tapes, ceramic glass tapes, ceramic tapes or other tapes which have plastic binders and ceramic or glass particles and which are flexible and workable in the unfired state, curable to a hard and rigid layer on firing, as well as other materials equivalent thereto, which are initially flexible and may be processed to a final hard and rigid state.
  • Ceramic tape is formed from a mixture of ceramic particles, amorphous glass particles, binders and plasticizers. Initially, the mixture is a slurry which can be molded instead of formed into ceramic tape. Ceramic tape can be formed from the slurry and, in an unfired state, is a deformable material which can easily be cut and formed as desired. Ceramic tape may be made in thin sheets, e.g., approximately 0.3 to 10 mils. Examples of ceramic tape that can be used with the invention are the tapes available from Coors Electronic Package Co. of Chattanooga, Tennessee as Catalog Nos. CC-92771/777 and CC-LT20, or tapes that are the substantial equivalent of the Coors ceramic tape.
  • Green Tape is available in very thin sheets (e.g. about 3 mils to 10 mils) has a relatively low firing temperature, about 900°C to 1000°C, and includes plasticizers in the unfired state which provide excellent workability.
  • the Green Tape product is a mixture of ceramic particles and amorphous glass, also in particulate form, with binders and plasticizers. See U.S. Patent Nos. 4,820,661, 4,867,935, and 4,948,759.
  • Unfired ceramic tape can readily be formed in the ways to be described below to yield spacer walls and spacer structures according to the invention.
  • the ceramic tape is fired. The firing occurs in two stages: a first stage in which the tape is heated to a temperature of approximately 350°C to burn out the binders and plasticizers from the tape, and a second stage in which the tape is heated to a temperature (between 800°C and 2000°C, depending on the composition of the ceramic) at which the ceramic particles sinter together to form a strong, dense structure.
  • Spacer walls 207 and 208 of Figures 2A and 2B are formed and assembled into flat panel display 200 as follows.
  • Strips having a length and width chosen according to the particular requirements of flat panel display 200, as explained in more detail above, are cut from a sheet of unfired ceramic tape.
  • An advantage of using an unfired ceramic or glass-ceramic is that the strips can be easily fabricated by slitting or die- cutting.
  • the strips are then fired, as described above.
  • the fired strips (spacer walls 207 and 208) are placed at appropriate pre-determined locations with respect to addressing grid 206, faceplate 202 and backplate 203, and attached to addressing grid 206 by, for instance, gluing * or glass fritting.
  • spacer walls 207 and 208 are held in place so that they are properly aligned with respect to faceplate 202, backplate 203 and addressing grid 206.
  • the strips for spacer walls 207 and 208 can also be fabricated by first making and firing sheets of ceramic or 5 glass-ceramic. The fired sheets can then be coated (as explained in more detail below) and cut into strips that form spacer walls 207 and 208. Alternatively, the fired sheets can be cut into strips and then coated.
  • Figure 3 is a perspective cutaway view of flat panel
  • Flat panel display 300 includes faceplate 302, backplate 303 and side walls 304 which together form sealed enclosure 301 that is held at vacuum pressure, e.g., approximately 1 x 10 "7 torr or less. Spacer walls
  • Field emitter cathode 305 is formed on a surface of backplate 303 within enclosure 301. As explained in more detail below, row and column electrodes (not shown) control the emission of electrons from a cathodic emission
  • Integrated circuit chips 310 include driving circuitry for controlling the voltage of the row and column electrodes
  • Electrically conductive traces are used to electrically connect circuitry on chips 310 to the row and column electrodes.
  • Figure 4A illustrates part of a flat-panel color CRT
  • the CRT display in Figure 4A contains transparent electrically insulating flat faceplate 302 and electrically insulating flat backplate 303.
  • Faceplate 302 consists of glass typically having a thickness of 1 mm.
  • Backplate 303 consists of glass, ceramic, or silicon typically having a thickness of 1 mm.
  • a group of laterally separated electrically insulating spacer walls 308 are situated between plates 302 and 303. Spacer walls 308 extend parallel to one another at a uniform spacing. Walls 308 extend perpendicular to plates 302 and 303. Each wall 308 consists of ceramic typically having a thickness of 80 - 90 ⁇ m. The center-to-center spacing of walls 308 is typically 8 - 25 mm. As discussed further below, walls 308 constitute internal supports for maintaining the spacing between plates 302 and 303 at a substantially uniform value across the entire active area of the display. Patterned area field-emission cathode structure 305 is situated between backplate 303 and spacer walls 308.
  • FIG 4B depicts the layout of field-emission cathode structure 305 as viewed in the direction, and from the positions, represented by arrows C in Figure 4A.
  • Cathode structure 305 consists of a large group of electron- emissive elements 309, a patterned metallic emitter electrode (sometimes referred to as base electrode) divided into a group of substantially identical straight lines 310, a metallic gate electrode divided into a group of substantially identical straight lines 311, and an electrically insulating layer 312.
  • Emitter-electrode lines 310 are situated on the interior surface of backplate 303 and extend parallel to one another at a uniform spacing.
  • the center-to-center spacing of emitter lines 310 is typically 315 - 320 ⁇ m.
  • Lines 310 are typically formed of molybdenum or chromium having a thickness of 0.5 ⁇ m. Each line 310 typically has a width of 100 ⁇ m.
  • Insulating layer 312 lies on lines 310 and on laterally adjoining portions of backplate 303. Insulating layer 312 typically consists of silicon dioxide having a thickness of 1 ⁇ m.
  • Gate-electrode lines 311 are situated on insulating layer 312 and extend parallel to one another at a uniform spacing.
  • gate lines 311 The center-to-center spacing of gate lines 311 is typically 105 - 110 ⁇ m. Gate lines 311 also extend perpendicular to emitter lines 310. Gate lines 311 are typically formed with a titanium-molybdenum composite having a thickness of 0.02 - 0.5 ⁇ m. Each line 311 typically has a width of 30 ⁇ m.
  • Electron-emissive elements 309 are distributed above the interior surface of backplate 303 in an array of laterally separated multi-element sets.
  • each set of electron-emissive elements 309 is located above the interior surface of backplate 303 in part or all of the projected area where one of gate lines 311 crosses one of emitter lines 310.
  • Spacer walls 308 extend towards areas between the sets of electron-emissive elements 309 and also between emitter lines 310.
  • Each electron-emissive element 309 is a field emitter that extends through an aperture (not shown) in insulating layer 310 to contact an underlying one of emitter lines 310.
  • the top (or upper end) of each field emitter 309 is exposed through a corresponding opening (not shown) in an overlying one of gate lines 311.
  • Field emitters 309 can have various shapes such as needle-like filaments or cones.
  • the shapes of field emitters 309 is not particularly material here as long as they have good electron-emission characteristics.
  • Emitters 309 can be manufactured according to various processes, including those described in Macaulay et al, commonly owned U.S. patent application Ser. No.
  • a light-emitting structure which contains a black matrix is situated between faceplate 302 and spacer walls 308.
  • the light-emitting structure consists of a group of light-emissive regions 313, a pattern of substantially identical dark ridges 314 that reflect substantially no light, and light-reflective layer 315.
  • Figure 4C depicts the layout of the light-emitting structure as viewed in the direction, and from the positions, represented by arrows D in Figure 4A.
  • Light-emissive regions 313 and dark ridges 314 are both situated on the interior surface of faceplate 302. Light-emissive regions 313 are located in spaces between dark ridges 314 (or vice versa) . When regions 313 and ridges 314 are struck by electrons emitted from electron- emissive elements 309, light-emissive regions 313 produce light of various colors. Dark ridges 314 are substantially non-emissive of light relative to light- emissive regions 313 and thereby form a black matrix for regions 313.
  • light-emissive regions 313 consist of phosphors configured in straight equal-width stripes extending parallel to one another at a uniform spacing in the same direction as gate lines 311.
  • Each phosphor stripe 313 typically has a width of 80 ⁇ m.
  • the thickness (or height) of phosphor stripes 313 is 1 - 30 ⁇ m, typically 25 ⁇ m.
  • Phosphor stripes 313 are divided into a plurality of substantially identical stripes 313r that emit red (R) light, a like plurality of substantially identical stripes 313g that emit green (G) light, and another like plurality of substantially identical stripes 313b (B) that emit blue light.
  • Phosphor stripes 313r, 313g, and 313b are repeated at every third stripe 313 as indicated in Figure 4A.
  • Each phosphor stripe 313 is situated across from a corresponding one of gate lines 311. Consequently, the center-to-center spacing of stripes 313 is the same as that of gate lines 311.
  • Dark ridges 314 similarly extend parallel to one another at a uniform spacing in the same direction as gate lines 311.
  • the center-to-center spacing of ridges 314 is likewise the same as that of lines 311.
  • the ratio of the average height of each dark ridge 314 to its average width is in the range of 0.5 - 3, typically 2.
  • the average width of ridges 314 is 10 - 50 ⁇ m, typically 25 ⁇ m.
  • the average height of ridges 314 is 20 - 60 ⁇ m, typically 50 ⁇ m.
  • the average height of dark ridges 314 exceeds the thickness (or height) of phosphor stripes 313 by at least 2 ⁇ m. In the typical case described above, ridges 314 extend 25 ⁇ m above stripes 313. Accordingly, ridges 314 extend further away from faceplate 302 than stripes 313. Each ridge 314 contains a dark (essentially black) , non-reflective region that occupies the entire width of that ridge 314 and at least part of its height.
  • Figure 4A depicts an example in which these dark non-reflective regions encompass the full height of ridges 314.
  • the later drawings illustrate examples in which the dark non- reflective regions occupy only parts of the ridge height. The choice of materials for dark ridges 314 is wide.
  • Ridges 314 can be formed with metals such as nickel, chrome, niobium, gold, and nickel-iron alloys. Ridges 314 can also be formed with electrical insulators such as glass, solder glass (or frit) , ceramic, and glass-ceramic, with semiconductors such as silicon, and with materials such as silicon carbie. Combinations of these materials can also be utilized in ridges 314.
  • metals such as nickel, chrome, niobium, gold, and nickel-iron alloys.
  • Ridges 314 can also be formed with electrical insulators such as glass, solder glass (or frit) , ceramic, and glass-ceramic, with semiconductors such as silicon, and with materials such as silicon carbie. Combinations of these materials can also be utilized in ridges 314.
  • ridges 314 consist of metal, they become sufficiently soft at a temperature in the range of 300- 600°C as to allow objects, such as spacer walls 308, to be pushed slightly into them.
  • ridges 314 are formed with solder glass, they so soften at a temperature in the ranges of 300-500°C.
  • the ridge material is glass, ridges 314 soften at a temperature in the range of 500- 700°C.
  • Light-reflective layer 315 is situated on phosphor stripes 313 and dark ridges 314 as shown in Figure 4B. 5
  • the thickness of layer 315 is sufficiently small, typically 50 - 100 nm, that nearly all of the impinging electrons from electron-emissive elements 309 pass through layer 315 with little energy loss.
  • Layer 315 consists of a metal, preferably aluminum. Part of the light emitted by stripes 313 is thus reflected by layer 315 through faceplate 302. That is, layer 315 is basically a mirror. Layer 315 also acts as the final
  • Spacer walls 308 contact light-reflective layer 315 on the anode side of the display. Because dark ridges 314 extend further toward backplate 303 than phosphor stripes
  • walls 308 specifically contact portions of layer 315 along the tops (or bottoms in the orientation shown in Figure 4A) of ridges 314.
  • the extra height of ridges 314 prevents walls 308 from contacting light-reflective layer 315 along phosphor stripes 313.
  • spacer walls 308 are shown as contacting gate lines 311 in Figure 4A.
  • walls 308 may contact focusing ridges that extend above lines 311 as described in Spindt et al, U.S. patent application Ser. No. , "Field Emitter with
  • Walls 308 can be manufactured in a conventional manner or as described herein.
  • the air pressure external to the display is normally atmospheric—i.e., in the vicinity of 760 torr.
  • the internal pressure of the display is normally set at a value below 10" 7 torr. Since this is much less than the normal external pressure, high differential pressure forces are usually exerted on plates 302 and 303. Spacer walls 308 resist these pressure forces. Phosphor stripes 313 can be damaged easily if mechanically contacted. Because the extra height of dark ridges 314 creates spaces between walls 308 and the portions of light-reflective layer 315 along stripes 313, walls 308 do not exert their resistance forces directly on stripes 313. The amount of damage that stripes 313 could otherwise incur as a result of these resistive forces is greatly reduced.
  • the display is subdivided into an array of rows and columns of picture elements ("pixels") .
  • pixels picture elements
  • the boundaries of a typical pixel 316 are indicated by lines with arrowheads in Figure 4A and by dotted lines in Figures 4B and 4C.
  • Each emitter line 310 is a row electrode for one of the rows of pixels.
  • Only one pixel row is indicated in Figures 4A, 4B, and 4C as being situated between a pair of adjacent spacer walls 308 (with a slight, but inconsequential, overlap along the sides of the pixel row) .
  • two or more pixel rows typically 24 - 100 pixel rows, are normally located between each pair of adjacent walls 308.
  • Each column of pixels has three gate lines 311: (a) one for red, (b) a second for green, and (c) the third for blue.
  • each pixel column includes one of each of phosphor stripes 3l3r, 313g, and 313b.
  • Each pixel column utilizes four of dark ridges 314. Two of ridges 314 are internal to the pixel column. The remaining two are shared with pixel(s) in the adjoining column(s) .
  • Light-reflective layer 315 and, consequently, phosphor stripes 313 are maintained at a positive voltage of 1,500 - 10,000 volts relative to the emitter-electrode voltage.
  • elements 309 in that set emit electrons which are accelerated towards a target portion of the phosphors in corresponding stripe 313.
  • Figure 4A illustrates trajectories 317 followed by one such group of electrons. Upon reaching the target phosphors in corresponding stripe 313, the emitted electrons cause these phosphors to emit light represented by items 318 in Figure 4A.
  • Some of the electrons invariably strike parts of the light-emitting structure other than the target phosphors.
  • the tolerance in striking off-target points is less in the row direction (i.e., along the rows) than in the column direction (i.e., along the columns) because each pixel includes phosphors from three different stripes 313.
  • the black matrix formed by dark ridges 314 compensates for off-target hits in the row direction to provide sharp contrast as well as high color purity.
  • Figure 4D depicts a cross section of the full CRT of Figure 4A.
  • An electrically insulating outer wall 304 extends between plates 302 and 303 outside the active device area to create a sealed enclosure 301.
  • Outer wall 304 which can be formed by four individual walls arranged in a square or rectangle, typically consists of glass or ceramic having a thickness of 2 - 3 mm.
  • spacer walls 308 typically extend close to outer wall 304. Spacer walls 308 could, however, contact outer wall 304.
  • Back plate 303 extends laterally beyond faceplate 302.
  • Electronic circuitry such as leads for accessing emitter lines 310 and gate lines 311 is mounted on the interior surface of back plate 303 outside outer wall 304.
  • Light-reflective layer 315 extends through the perimeter seal to a contact pad 319 to which the anode/phosphor voltage is applied.
  • FIG 4E presents an enlarged view of part of the light-emitting black-matrix structure in the CRT display of Figure 4A.
  • each dark ridge 314 in Figure 4E is illustrated as consisting of a dark main portion 314a and a light further portion 314b.
  • Dark portion 314a which is situated between faceplate 302 and light portion 314b, extends across the entire width of ridge 314 in Figure 4E.
  • Light portion 314b is formed with material that can be transparent.
  • Figure 4E also shows that the surface portions of aluminum light-reflective layer 315 along the interface between phosphors 313 and layer 315 is smooth even though the surface of phosphors 313 along the phosphor/aluminum interface is rough.
  • Figure 5 is a detailed view of a portion of Figure 2B illustrating means for aligning spacer walls 207 or 208 according to an embodiment of the invention.
  • Notch 504 is formed, by, for instance, cutting, in a direction perpendicular to the plane of Figure 5, in top wall 204a of flat panel display 200 at a location corresponding to the location of anode spacer wall 208.
  • end 208a of anode spacer wall 208 is inserted into notch 504 and end 208b ( Figure 2B) is inserted into a similar notch formed in bottom wall 204c so that anode spacer wall 208 is held in place.
  • Width 504a of notch 504 is made slightly larger than the thickness of anode spacer wall 208 so that anode spacer wall 208 is held in place in the direction parallel to top wall 204a in the plane of Figure 5.
  • the thickness of anode spacer wall 208 is 4 mils (0.102 mm), and width 504a is approximately 4.5 mils (0.0114 mm).
  • Depth 504b of notch 504 is made sufficiently large so that, given dimensioning tolerances, anode spacer wall 208 will fit into, and not slip out of, notch 504.
  • Depth 504b of notch 504 is, illustratively, approximately 10 mils (0.25 mm) .
  • Anode spacer wall 208 is made sufficiently long so that if end 208a begins to move out of notch 504, end 208b ( Figure 2B) contacts a corresponding notch formed in bottom wall 204c before end 208a can move completely out of notch 504. Consequently, anode spacer wall 208 is held in place in the direction perpendicular to top wall 204a.
  • anode spacer wall 208 is made slightly less than 10 mils (0.25 mm) longer than the distance 221 ( Figure 2A) between top wall 204a and bottom wall 204c of flat panel display 200.
  • a notch is formed in addressing grid 206 into which anode spacer wall 208 fits.
  • anode spacer wall 208 is inserted into the notch in addressing grid 206.
  • the width of the notch is made slightly larger than the thickness of anode spacer wall 208. In one embodiment, the width of the notch is approximately 4.5 mils (0.0114 mm) .
  • the depth of the notch is, illustratively, approximately 1 - 2 mils (0.025 - 0.051 mm) .
  • Anode spacer 208 is made slightly less than 1 - 2 mils (0.025 - 0.051 mm) wider than distance 222 between faceplate 202 and addressing grid 206.
  • notches are cut, as described above, in each of top wall 204a, bottom wall 204c and addressing grid 206.
  • notches of appropriate size are cut into baseplate 203 into which spacer walls 207 fit.
  • FIG. 6 is a simplified cross-sectional view, viewed in the same direction as Figure 2A, illustrating flat panel display 600 including cathode spacer walls 607 and anode spacer structure 608 according to another embodiment of the invention.
  • Faceplate 602, backplate 603, a top wall (not shown) , a bottom wall (not shown) , and side walls 604a, 604b form enclosure 601 which is held at vacuum pressure, e.g., approximately 1 x 10" 7 torr.
  • the interior side of faceplate 602 is coated with phosphor.
  • Layer 605 is formed between faceplate 602 and backplate 603 within enclosure 601 and extends through a sealed area of the top wall, bottom wall and side walls 604a, 604b to the outside of enclosure 601.
  • Addressing grid 606 is formed on the portion of layer 605 corresponding to the active region of faceplate 602.
  • Cathode spacer walls 607 and anode spacer structure 608 (referred to as a "grid-to- grid spacer structure”) are disposed between backplate 603 and addressing grid 606, and faceplate 602 and addressing grid 606, respectively.
  • a thermionic cathode is located between addressing grid 606 and backplate 603.
  • the thermionic cathode includes cathode wires 609, backing electrodes 612 and electron steering grids 613.
  • Cathode wire 609 is heated to release electrons.
  • a voltage may be applied to backing electrode 612 to help direct the electrons toward addressing grid 606.
  • Electron steering grid 613 may be used to help extract electrons from cathode wire 609 and distribute the flow of electrons evenly between each cathode spacer wall 607.
  • Voltages applied to electrodes (not shown) formed on the surface of holes 611 formed in addressing grid 606 govern whether the electrons pass through addressing grid 606. Electrons that pass through addressing grid 606 continue through holes 614 in anode spacer structure 608 to strike the phosphor coated on faceplate 602.
  • one cathode wire 609 is shown between each cathode spacer wall 607. It is to be understood that there can be more than one cathode wire 609 between each cathode spacer wall 607.
  • Cathode spacer walls 607 are formed and assembled into flat panel display 600 as described above for cathode spacer walls 207 of Figures 2A and 2B.
  • Anode spacer structure 608 is formed as follows. Several layers of unfired ceramic or glass-ceramic material, e.g., ceramic tape, having the same length and width are laminated together by being held together under pressure and heated to a temperature of approximately 70 °C. Holes 614 are formed through the multilayered laminate structure at locations corresponding to holes 611 in addressing grid 606. Holes 614 can be formed in each layer before lamination, in several layers laminated together, or at one time through all of the layers in the multilayer laminate structure. The multilayer laminate structure (anode spacer structure 608) is then fired, either alone or with addressing grid 606, in a two-stage firing, as described above with respect to formation of spacer walls according to the invention, to remove binders and impart stiffness and strength.
  • unfired ceramic or glass-ceramic material e.g.,
  • Holes 614 can be formed by a number of methods, including, but not limited to, laser drilling, fluid pressure drilling, etching, molding, or mechanical drilling or punching. Addressing grid 606 can be used as a mask for forming holes 614 in anode spacer structure 608 if holes 614 are formed by drilling or etching.
  • Holes 614 of anode spacer structure 608 can be formed coaxially with holes 611 of addressing grid 606 or holes 614 can be made larger than holes 611 so that each hole 614 encompasses more than one hole 611.
  • holes 614 are formed coaxially with holes 611 such that the diameter of holes 614 is larger than the diameter of holes 611. The larger diameter holes 614 allow more room for error in aligning holes 611 and 614.
  • the diameter of holes 614 remains constant throughout the length of holes 614 or the diameter of holes 614 gradually increases along the length of holes 614 in a direction toward faceplate 602. In the latter embodiment, holes 614 may overlap each other adjacent faceplate 602. However, some portion of anode spacer structure 608 must remain between holes 614 to contact faceplate 602 to provide support between addressing grid 606 and faceplate 602.
  • Cathode spacer walls 607 and anode spacer structure 608 can be made of the same material as addressing grid 606. Using the same material, having the same coefficient of thermal expansion, for cathode spacer walls 607, anode spacer structure 608 and addressing grid 606 means that when cathode spacer walls 607, anode spacer structure 608 and addressing grid 606 are heated during assembly or operation of flat panel display 600, cathode spacer walls 607, anode spacer structure 608 and addressing grid 606 will each expand and contract the same amount so that registry of holes 611 and 614 is maintained and cathode spacer walls 607 do not overlap holes 611.
  • cathode spacer walls 607, anode spacer structure 608 and addressing grid 606 are more easily formed, since no compensation for different thermal expansion coefficients must be made in order to maintain registry between holes 611 and 614, and alignment between cathode spacer walls 607 and addressing grid 606 when assembling cathode spacer walls 607, anode spacer structure 608 and addressing grid 606.
  • anode spacer structure 608 and addressing grid 606 can be formed at the same time by laminating together all of the layers used to form anode spacer structure 608 and addressing grid 606, then firing the combined structure as described above. Additionally, if anode spacer structure 608 and addressing grid 606 are made of the same material, holes 614 and 611 in anode spacer structure 608 and addressing grid 606, respectively, can be formed at the same time by laminating together all of the layers used to form anode spacer structure 608 and addressing grid 606, then forming holes 614 and 611 using one of the methods described above before firing the combined structure.
  • metallization can be formed on some or all of the layers of anode spacer structure 608.
  • Such metallization could be, for instance, electrodes formed on the walls of holes 614 that are used for focusing the electrons or for fixing the voltage at certain locations within holes 614 of spacer structure 608 as the electrons move toward faceplate 602.
  • holes having a circular cross-sectional shape are formed through anode spacer structure 608, holes having other cross-sectional shapes could be formed, e.g., "racetrack,” oval, rectangular, diamond, etc.
  • Figure 7A is a simplified cross-sectional view, viewed in the same direction as Figure 2A, of a portion of flat panel display 700 according to an embodiment of the invention, illustrating the use of anode spacer walls 708 in flat panel display 700 including a field emitter cathode (FEC) structure.
  • FEC field emitter cathode
  • the FEC structure includes row electrodes 710 formed on electrically insulative backplate 703.
  • Insulator 712 (made of an electrically insulative material) is formed on backplate 703 to cover row electrodes 710.
  • Holes 712a are formed through insulator 712 to row electrodes 710.
  • Emitters 709 are formed on row electrodes 710 within holes 712a.
  • Emitters 709 are cone-shaped and tip 709a of emitter 709 extends just above the level of insulator 712. It is to be understood that other types of emitters could be used.
  • Column electrodes 711 are formed on insulator 712 around holes 712a such that column electrodes 711 extend partially over holes 712a to a predetermined distance from emitter tips 709a.
  • An open space separates column electrodes 711 and emitter tips 709a from faceplate 702.
  • the open space between the FEC structure and faceplate 702 is sealed and held at vacuum pressure, e.g. , approximately 10" 7 torr or less.
  • Phosphor 713 is formed on the surface of faceplate 702 facing the FEC structure. Emitters 709 are excited to release electrons 714 which are accelerated across the open space to strike the phosphor 713 on faceplate 702. When phosphor 713 is struck by electrons 714, phosphor 713 emits light which can be seen through faceplate 702.
  • Anode spacer walls 708 extend from the column electrodes 711 to faceplate 702 to support faceplate 702 against the force arising from the differential pressure between the vacuum pressure within flat panel display 700 and the ambient atmospheric pressure outside of flat panel display 700.
  • Anode spacer walls 708 are formed in the same manner as anode spacer walls 208 used with a thermionic cathode, as described above with respect to Figures 2A and 2B. Any of the embodiments of anode spacer walls used above with thermionic cathodes can be used with flat panel display 700.
  • an anode spacer structure such as anode spacer structure 608 described above ( Figure 6) can be used with flat panel display 700.
  • Figure 7B is a simplified cross-sectional view, viewed in the same direction as Figure 2A, of a portion of flat panel display 750 according to another embodiment of the invention, illustrating the use of anode spacer walls 758 in flat panel display 750 including a FEC structure and addressing grid 756.
  • the construction and use of an addressing grid with a FEC is described in detail in commonly owned, co-pending U.S. Patent Application Serial No. 08/012,297, entitled “Grid Addressed Field Emission Cathode,” by Robert M. Duboc, Jr. and Paul A. Lovoi, filed on February 1, 1993, the disclosure of which is herein incorporated by reference.
  • Flat panel display 750 includes faceplate 752 and backplate 753 which, together with side walls (not shown) , form a sealed enclosure that is held at vacuum pressure.
  • An insulating layer 762 is formed on an interior surface of backplate 753.
  • Emitters 759 are formed on backplate 753 in holes 762a formed in insulating layer 762.
  • Addressing grid 756 is disposed on insulating layer 762. Holes 756a are formed through addressing grid 756 such that holes 756a are coaxial with holes 762a of insulating layer 762.
  • Electrical conductors 756b are formed in addressing grid 756 and extend to holes 756a. Emitters 759 release electrons 764 which are accelerated through holes 762a and 756a by application of appropriate voltages to electrical conductors 756b to hit phosphor regions 763 formed on an interior surface of faceplate 752.
  • Anode spacer walls 758 support faceplate 752 against the force arising from the differential pressure between the internal vacuum pressure and the external atmospheric pressure. Anode spacer walls 758 are located so that anode spacer walls 758 do not interfere with the flow of electrons 764. Anode spacer walls 758 are formed as described above. Any of the embodiments of anode spacer walls described above can be used.
  • FIG. 7C is a simplified cross- sectional view, viewed in the same direction as Figure 2A, of a portion of flat panel display 770 according to another embodiment of the invention, illustrating the use of anode spacer structure 778 in flat panel display 770 including a field emitter cathode (FEC) structure and addressing grid 756.
  • Flat panel display 770 is similar to flat panel display 750 except that spacer structure 778 is used instead of spacer walls 758.
  • Spacer structure 778 is formed in the same manner as the spacer structures, e.g., spacer structure 608 ( Figure 6) , described above. Any of the embodiments or variations of a spacer structure described above can be used.
  • cathode spacer walls are used to support the backplate against the addressing grid.
  • a microthermionic cathode in which electrodes are emitted from dots of material formed on the backplate can be used instead of a thermionic cathode in which electrons are emitted from a cathode wire.
  • a microthermionic cathode is structured in a way that is similar to the field emitter cathode structures described above. Consequently, it is possible to use a cathode spacer structure, similar to the anode spacer structure described above, between the backplate and the addressing grid to provide internal support between the backplate and addressing grid of the flat panel display.
  • FIG. 8 is a simplified cross-sectional view, viewed in the same direction as Figure 2A, illustrating the use of spacer walls 807 and 808 in a curved flat panel display 800 according to the invention.
  • Flat panel display 800 is similar to flat panel display 200, except that faceplate 802, backplate 803 and layer 805 (including addressing grid 806) are each curved so that flat panel display 800 is concave as seen by a viewer.
  • Flat panel display 800 could also be made convex as seen by a viewer.
  • the spacers must not interfere with the trajectory of the electrons passing between the cathode and the phosphor coating on the faceplate.
  • the walls of the spacers must be sufficiently electrically conductive so that the spacers do not charge up and attract or repel the electrons to a degree that unacceptably distorts the paths of the electrons.
  • the spacers must be sufficiently electrically insulative so that there is no large current flow from the high voltage phosphor resulting in large power losses. Spacers formed from electrically insulative material and coated with a thin electrically conductive material are preferred.
  • Figure 9A is a simplified cross-sectional view of a portion of flat panel display 900 including coating 904 formed on spacer walls 908 according to an embodiment of the invention, taken along plane 9B-9B of Figure 9B.
  • Figure 9B is a simplified cross-sectional view of a portion of flat panel display 900, taken along plane 9A-9A of Figure 9A.
  • Flat panel display 900 includes faceplate 902, backplate 903 and side walls (not shown) which together form sealed enclosure 901 that is held at vacuum pressure, e.g., approximately 1 x 10' 7 torr or less.
  • Focusing ribs (or ridges) 912 are situated above the interior surface of backplate 903 and perpendicular to the plane of Figure 9A. The use and formation of focusing ribs in a flat panel display is described in more detail in commonly owned, co-filed U.S. Patent Application Serial No. , entitled "Field Emitter with Focusing Ridges
  • field emitters 909 are formed on an interior surface of backplate 903. Field emitters 909 are formed in groups of approximately 1000.
  • a matrix of dark ridges 911 is situated within enclosure 901 on faceplate 902, as described in more detail above with respect to Figures 4A - 4E.
  • Phosphor 913 is formed to partially fill each trough between ridges 911.
  • Anode 914 which is a thin electrically conductive material such as aluminum, is formed on phosphor 913.
  • Spacer walls 908 support faceplate 902 against backplate 903. The surfaces of each spacer wall 908 intermediate the opposing ends are coated with resistive coating 904 or are surface doped, as described in more detail below. Resistive coating 904 prevents or minimizes charge build-up on spacer wall 908 that can distort the flow of electrons 915.
  • each spacer wall 908 contacts a plurality of ridges 911 and is coated with edge metallization 905.
  • An opposite end of each spacer wall 908 contacts a plurality of focusing ribs 912 and is coated with edge metallization 906.
  • Edge metallization 905 and 906 can be made of, for instance, aluminum or nickel. Edge metallization 905 and 906 provide good electrical contact between coating 904 and faceplate 902 or focusing ribs 912, respectively, so that the voltage at the ends of spacer walls 904 is well-defined and a uniform ohmic contact is formed.
  • the interface between spacer wall 908, coating 904 and edge metallization 905 can take on a number of configurations, as described in more detail below.
  • Electrodes 917 are formed on the coated (or doped) surfaces of each spacer wall 908, and are used to "segment" the voltage rise from emitters 909 to anode 914. In another embodiment of the invention, spacer walls 908 are formed without electrodes 917.
  • Each group of field emitters 909 emit electrons 915 toward the interior surface of faceplate 902.
  • Circuitry (not shown) is formed as part of flat panel display 900, e.g., on integrated circuit chips that can be attached to, for instance, an exterior surface of backplate 903, and used to control the voltage of electrodes 917.
  • the voltage of each of electrodes 917 is set so that the voltage increases linearly from the voltage level at field emitters 909 to the higher voltage at anode 914.
  • electrons 915 are accelerated toward faceplate 902 to strike phosphor 913 and cause light to emanate from flat panel display 900.
  • the desired equipotential lines in the plane of Figure 9A, near focusing ribs 912, follow a serpentine path, rising above focusing ribs 912 and falling above the cavity in which emitters 909 are located.
  • the presence of spacer wall 909 imposes an equipotential line at this location, i.e., the bottom of spacer wall 909, that is straight.
  • one of electrodes 917 can be located near the bottom of spacer wall 909 and formed in a serpentine path in order to create a potential field having equipotential lines with the desired serpentine shape.
  • Figure 10 is a graph of voltage versus distance 907 (Figure 9B) from field emitters 909.
  • Anode 914 is spaced apart from field emitters 909 by distance 916, and is held at a higher voltage (designated as HV in Figure 10) than field emitters 909.
  • HV higher voltage
  • spacer walls 908 do not interfere with the flow of electrons 915 from field emitters 909 and the voltage change from field emitters 909 to anode 914 is approximately linear as shown in Figure 10.
  • each spacer wall 908 It is necessary that the voltage change near each spacer wall 908 also change linearly between field emitters 909 and anode 914, so that the flow of electrons is not distorted (and the display image thereby degraded) .
  • the adjacent spacer wall 908 can interfere with the flow of electrons 915 from field emitters 909. Stray electrons 915 emitted from field emitters 909a will strike spacer wall 908, typically resulting in the accumulation of charge on spacer wall 908.
  • ⁇ V voltage deviation (in volts)
  • p s sheet resistance of the surface of the spacer wall (in ohms/ ⁇ )
  • x distance from nearest electrode
  • equation (1) assumes that the current density j strikes spacer wall 908 uniformly and that the sheet resistance p s of spacer wall 908 is uniform. More exactly, equation (1) would account for the dependence of current density j on the position on spacer wall 908, and the dependence of secondary emission ratio ⁇ on the exact voltage at the position on spacer wall 908.
  • the maximum voltage deviation ⁇ V occurs at the midpoint between two electrodes 917 (i.e., the quantity [x • (x-d)/2] is maximized), and is proportional to the distance between the electrodes squared. For this reason, providing additional electrodes 917 minimizes the voltage deviation near spacer wall 908 and, thus, the distortion of the flow of electrons 915 toward faceplate 902.
  • the addition of n electrodes of w to a spacer wall 908 of height h reduces the power consumption of flat panel display 900 according to the ratio given below: P NE d - nw
  • each electrode being 4 mils wide
  • a spacer wall 908 having a height h of 100 mils reduces the I 2 R power loss for a given ⁇ - V mx by a factor of approximately 30.
  • the surfaces of spacer walls 908 have a low sheet resistance p s and a secondary emission ratio ⁇ that approaches 1. Since the secondary emission ratio ⁇ can only go as low as zero, but can increase to a very high number, the secondary emission ratio requirement is typically stated as a preference for a material having a low value of secondary emission ratio ⁇ .
  • Figure 11 is a graph of secondary emission ratio ⁇ versus voltage illustrating the characteristics of two materials: material 1101 and material 1102.
  • the secondary emission ratio ⁇ is greater than 1 (and frequently much greater) for an energy range between 100 volts to 10,000 volts, resulting in a positively charged surface.
  • anode 914 is typically maintained at a positive voltage of 1500 - 10,000 volts relative to emitters 909.
  • spacer walls 908 are preferably made of an electrically insulative (i.e., high resistivity) material.
  • spacer walls 908 are typically positively charged (and frequently highly positively charged) , resulting in distortion of the flow of electrons 917 from emitters 909.
  • material 1102 has a secondary emission ratio ⁇ that, for the voltage range in flat panel display 900, remains near 1. Since the voltage deviation ⁇ V varies as the quantity l- ⁇ 5, when the surfaces of spacer walls 908 are made of material 1102, little charge (positive or negative) accumulates on the surfaces of spacer walls 908. Consequently, the presence of spacer walls 908 has little impact on the voltage drop between field emitters 909 and anode 914, and, therefore, the distortion of the flow of electrons 915 due to the presence of spacer walls 908 is minimized.
  • the surfaces of spacer walls 908 facing into enclosure 901 are treated with a material having a secondary emission ratio ⁇ characteristic that looks much like that of material 1102 in Figure 11. Further, the surface is treated so that the surface resistance will be low relative to the bulk resistivity of spacer wall 908, enabling charge to flow easily from spacer walls 908 to backplate 903 or from faceplate 902, but not so low that there will be high current flow from the high voltage phosphor on faceplate 902 and, thus, large power loss.
  • spacer walls 908 are ceramic and coating 904 is a material having a secondary emission ratio ⁇ less than 4 and a sheet resistance ⁇ s between 10 9 and 10 14 ohms/ ⁇ .
  • the material used for coating 904 has the above sheet resistance p 5 and a secondary emission ratio ⁇ less than 2.
  • the coating 904 according to this embodiment is, for instance, chromium oxide, copper oxide, carbon. titanium oxide, vanadium oxide or a mixture of these materials.
  • coating 904 is chromium oxide.
  • Coating 904 has a thickness between 0.05 and 20 ⁇ m.
  • coating 904 includes a first coating formed on spacer wall 908 of a material having a sheet resistance p s between 10 9 and 10 14 ohms/ ⁇ without regard to the magnitude of the secondary emission ratio ⁇ S.
  • the first coating is then covered by a second coating having a secondary emission ratio ⁇ less than 4 in one embodiment, and less than 2 in another embodiment.
  • the material for the first coating is, for instance, titanium-chromium-oxide, silicon carbide or silicon nitride.
  • the material for the second coating is, for instance, chromium oxide, copper oxide, carbon, titanium oxide, vanadium oxide or a mixture of those materials.
  • the total thickness of coating 904 is between 0.05 and 20 ⁇ m.
  • spacer walls 908 are surface doped to produce a sheet resistance p, between 10 9 and 10 14 ohms/ ⁇ , then covered with coating 904 having a secondary emission ratio ⁇ of less than 4 in one embodiment and less than 2 in another embodiment.
  • the dopant can be, for instance, titanium, iron, manganese or chromium.
  • Coating 904 is, for instance, chromium oxide, copper oxide, carbon, titanium oxide or vanadium oxide, a mixture of those materials.
  • coating 904 is chromium oxide.
  • Coating 904 has a thickness between 0.05 and 20 ⁇ m.
  • spacer walls 908 are surface-doped to a concentration to produce a sheet resistance between 10 9 and 10 14 ohms/ ⁇ .
  • the dopant can be, for instance, titanium, iron, manganese or chromium.
  • spacer walls 908 are made of a partially electrically conductive ceramic or glass-ceramic material.
  • the above-described coating 904 can be formed on spacer wall 908 by any suitable method.
  • coating 904 can be formed according to well-known techniques by, for instance, thermal or plasma-enhanced chemical vapor deposition, sputtering, evaporation, screen printing, roll-on, spraying or dipping. Whatever method is used, it is desirable to form coating 904 with a sheet resistance uniformity of ⁇ 2%. Typically this is done by controlling the thickness of coating 904 within a specified tolerance.
  • spacer surfaces are to take advantage of a material contained in the initial ceramic layers which can be made to become slightly conductive in a later firing.
  • treatment of spacer walls to minimize or eliminate charging of the surfaces of the spacer walls is described.
  • embodiments of the invention including a spacer structure, e.g., spacer structure 608 ( Figure 6) , the surfaces of holes in the spacer structure through which electrons flow are treated, as described above, to minimize or eliminate charging of those surfaces.
  • Figures 12A through 12D are cross-sectional views illustrating the interface between a spacer wall, resistive coating, edge metallization and focusing ribs according to various embodiments of the invention.
  • the coating in each embodiment can be one of the coatings described above with respect to Figures 9A, 9B and 9C.
  • a sharply defined edge metallization/resistive coating interface is formed that is straight and at a constant height above the cathode so that a straight equipotential is defined at the base of the spacer wall along the length of the spacer wall parallel to the backplate.
  • Edge metallization according to the embodiments of the invention described below can be formed on the edge surfaces of the spacer walls by the techniques described above for formation of resistive coating 904.
  • resistive coating 1204 is formed on side surfaces 1208a of spacer wall 1208. Coating 1204 is formed on side surfaces 1208a so that coating 1204 does not extend beyond the end of side surfaces 1208a.
  • Edge metallization 1206 is formed on end surface 1208b of spacer wall 1208 so that edge metallization 1206 does not extend beyond coating 1204.
  • resistive coating 1214 is formed on side surfaces 1218a and end surface 1218b of spacer wall 1218 to entirely cover spacer wall 1218.
  • Edge metallization 1206 is formed adjacent the portion of coating 1218 formed on end surface 1218b of spacer wall 1218 so that edge metallization 1206 does not extend beyond the edge of coating 1204.
  • resistive coating 1214 is formed on side surfaces 1218a and end surface 1218b of spacer wall 1218 to entirely cover spacer wall 1218.
  • Edge metallization 1216 is formed adjacent the portion of coating 1214 formed on end surface 1218b of spacer wall 1218 such that metallization 1216 overlaps coating 1214 and extends around the corner of coating 1214 to a well- defined height.
  • resistive coating 1204 is formed on side surfaces 1208a of spacer wall 1208, as in Figure 12A, so that coating 1204 does not extend beyond the end of side surfaces 1208a.
  • Edge metallization 1216 is formed adjacent the portion of coating 1204 formed on end surface 1208b of spacer wall 1208 such that metallization 1216 overlaps coating 1204 and extends around the corner of coating 1204 to a well-defined height.
  • electrodes 915 are formed at intervals on the surfaces of spacer walls 908 that are exposed within enclosure 901.
  • the voltages at these electrodes 915 are set by a voltage divider.
  • the voltage divider can either be coating 904 or a resistive strip, outside the active region of display 900, connected to electrically conductive traces extending from each of electrodes 915.
  • the voltage divider can be "trimmed" by removing material from the voltage divider at selected locations to increase the resistance at those locations as necessary. The trimming can be done by, for instance, using a laser to ablate material from the voltage divider.
  • Figures 13A through 13H (collectively " Figure 13") , Figures 14A through 14J (collectively “ Figure 14") , Figures 15A through 15J (collectively " Figure 15") , and Figures 16A through 16J (collectively " Figure 16") illustrate four basic process sequences for manufacturing the light-emitting structure in the CRT display of Figure 4A. To facilitate describing these processes, the orientation of the various regions in Figures 13, 14, 15, and 16 is upside down from that in Figure 4A. In the following process description, directional terms such as “upper” and “lower” apply to the directional orientation utilized in Figures 13 through 16.
  • the intended interior surface of faceplate 302 i.e., the upper faceplate surface here—is roughened as indicated in
  • the roughening step is typically done with a chemical etchant such as a hydrofluoric acid solution, or with a halogen-based plasma etchant.
  • a chemical etchant such as a hydrofluoric acid solution, or with a halogen-based plasma etchant.
  • Slurry 321 of solder glass capable of forming dark non-reflective frit is screen deposited on the upper surface of faceplate 302 as shown in Figure 13B.
  • Slurry 321 is converted to hardened solder glass layer 322 by firing (i.e., heating) the structure at 400 - 450 C C for 1 - 120 minutes.
  • Portions of solder glass layer 322 at locations between sites intended for dark ridges 314 are removed by chemical or plasma etching through a suitable photoresist mask (not shown) or by ablation using a suitably programmed laser.
  • Figure 13D illustrates the resulting structure in which ridges 314 are the remainder of solder glass layer 322.
  • Phosphor stripes 313r, 313g, and 313b are formed on the upper surface of faceplate 302 in the spaces between dark ridges 314 as depicted in Figure 13E.
  • a slurry of a polymer, a photosynthesizer, and phosphor particles that emit light of one of the three colors of red, green, and blue is deposited on the upper surface of faceplate 302.
  • the portions of the slurry at the intended sites for the phosphor particles of that color are hardened by exposing those slurry portions to actinic radiation using a suitable photoresist mask (not shown) .
  • the remainder of the slurry is poured off, and the structure is rinsed. This procedure is then repeated with phosphor particles that produce light of each of the two remaining colors.
  • the structure is dried to complete the fabrication of phosphor stripes 313.
  • Layer 323 of lacquer is sprayed on phosphors 313 and ridges 314.
  • the upper surface of lacquer layer 323 is smooth as illustrated in Figure 13F.
  • Aluminum is evaporatively deposited on lacquer layer 323 to form light-reflective layer 315. See Figure 13G.
  • the structure is then heated at approximately 450°C for 60 minutes in a partial oxygen atmosphere to burn out lacquer 323.
  • Figure 14H depicts the final structure while. Because lacquer layer 323 had a smooth upper surface, light-reflective aluminum layer 315 ends up with a smooth lower surface. Moving to Figure 14, the starting point again is faceplate 302 whose upper surface is roughened. See Figure 15A.
  • Layer 325 of a dark non-reflective metal is deposited on the upper surface of faceplate 302 as shown in Figure 14B.
  • Metal layer 325 typically consists of black chrome or niobium having a thickness of 50 - 200 nm.
  • Thick photoresist layer 326 is formed on metal layer 325 as shown in Figure 14C.
  • Photoresist layer 326 can, for example, consist of a positive photoresist such as Morton EL2026. The photoresist thickness is 25 - 75 ⁇ m, typically 50 ⁇ m.
  • Photoresist 326 is selectively exposed to actintic radiation and then developed to form channels 327 of approximately the desired width for ridges 314. That is, the channel width is 10 - 50 ⁇ m, typically 25 ⁇ m. See Figure 14D in which items 326a are the remainder of photoresist 326.
  • Channels 327 are selectively filled, or nearly filled, with metal to form metal ridges 314d as depicted in Figure 14E.
  • the selective filling is done according to an electrochemical deposition (electroplating) process.
  • Metal ridges 314d may consist of dark or opaque metal. Typically, the ridge metal is chrome or a nickel-iron alloy.
  • Photoresist mask 326a is subsequently removed to produce the structure shown in Figure 14F. Using metal ridges 314d as a mask, the exposed portions of dark metal layer 325 are removed.
  • Figure 14G illustrates the resulting structure in which dark ridges 314e are the remainder of metal layer 325. Each dark ridge 314e and overlying ridge portion 314d constitute one of dark ridges 314.
  • Phosphor stripes 313 and light-reflective layer 315 are now created in the manner discussed above in connection with the process of Figure 13.
  • Figure 14H depicts the formation of stripes 313.
  • the deposition of layer 315 over lacquer layer 323 is illustrated in Figure 141.
  • Figure 14J illustrates the final light-emitting structure after lacquer 323 is burned out.
  • the starting point for the process sequence of Figure 15 is transparent electrically insulating flat body (or plate) 329 typically consisting of glass of largely uniform composition. See Figure 15A.
  • Patterned layer 330 of a material capable of acting as a sandblast mask is formed on the upper surface of transparent body 329 as shown in Figure 15B.
  • Mask layer 330 can be formed by depositing a blanket layer of the sandblast masking material on body 329 and then removing selected portions of the blanket layer by a masked etch to expose surface portions of body 329.
  • a selective removal operation is performed to remove portions of transparent body 329 to a specified depth at the areas exposed through mask 330.
  • Figure 15C illustrates the resulting structure in which the remainder of body 329 consists of faceplate 302 and an overlying pattern of ridges 314f.
  • the removal operation is done by sandblasting.
  • Mask 330 may be eroded away during the sandblasting. If any of mask 330 is present at the end of the sandblasting, the remainder of mask 330 is removed as indicated in Figure 15D.
  • Layer 331 of dark material is screen deposited on the upper surface of the structure. See Figure 15E.
  • the dark material may consist of dark glass or dark metal.
  • Photoresist mask 332 is typically formed on dark layer 331 directly above ridges 314f as shown in Figure 15F. To avoid misalignment, photoresist mask 332 is typically created by using the photomask reticle employed in creating sandblast mask 330 for negative photoresist or a reverse-image mask for positive photoresist.
  • Dark ridge portions 314g are respectively created above ridges 314f by removing the exposed portions of dark layer 331.
  • Figure 15G depicts the consequent structure after removal of photoresist 332.
  • Each ridge portion 314g and underlying ridge 314f constitute one of dark ridges
  • the light-emitting structure is finished in the way described above for the process of Figure 14.
  • phosphor stripes 313 are formed in the spaces between ridges 314 as shown in Figure 15H.
  • Figure 151 shows the deposition of light-reflective layer 315 over lacquer 323. The final structure is shown in Figure 15J after burning out lacquer 323.
  • the starting point is again transparent body 329. See Figure 16A.
  • Layer 325 of metal such as chrome is formed along the upper surface of body 329 as shown in Figure 16B. Portions of metal layer 335 are selectively removed using a masked etch. See Figure 16C in which items 335a are the remainder of metal layer 335.
  • Layer 336 of negative photoresist capable of acting as a sandblast mask is deposited on the upper surface of the structure as depicted in Figure 16D.
  • Photoresist mask 336 is exposed to actinic radiation from the back (or lower) side of transparent body 329.
  • Metal portions 335a serve as a mask to prevent the overlying portions of photoresist 336 from being exposed to the radiation.
  • the unexposed portions of photoresist 336 are removed to create the structure shown in Figure 16E. Items 336a are the remaining portions of photoresist 336.
  • photoresist mask 336a Using photoresist mask 336a, a selective removal operation is conducted to remove metal portions 335a and underlying portions of body 329 to a specified depth as shown in Figure 16F.
  • the remainder of body 329 constitutes faceplate 302 and an overlying pattern of ridges 314h.
  • the material removal is done by sandblasting. If any of photoresist 336a is present at the end of the sandblasting, the remainder of photoresist 336a is removed to produce the structure of Figure 16G.
  • FIG. 16H shows the resulting structure in which each dark ridge portion 314i and underlying ridge 314h constitute one of dark ridges 314.
  • the light-emitting structure is completed in the manner described above for the process of Figure 14.
  • the formation of phosphor stripes 313 is illustrated in Figure 161.
  • Figure 16J illustrates the placement of light-reflective layer 315 over stripes 313 and ridges 314.
  • spacer walls 308 and outer walls 304 are appropriately placed between the cathode structure and the light-emitting black-matrix structure while the components of the display are in a chamber pumped down to a pressure below 10 "7 torr.
  • the display is then sealed at 300-600°C typically 450°C.
  • Dark ridges 314 soften, as described above, at a temperature in the range of 300-700°C depending on whether they consist of metal, solder glass, or glass.
  • the ridge- softening temperature is typically chosen to be approximately equal to or slightly less than the display- sealing temperature.
  • spacer walls 308 penetrate slightly into ridges 314 during the sealing process. This compensates for differences in height among walls 308.
  • ridge-softening temperature exceeds the display-sealing temperature
  • dark ridges 314 can be pre- softened just before the CRT display is sealed. In that case, spacer walls 308 again penetrate slightly into ridges 314 during sealing to compensate for spacer-wall height differences.
  • the dark portions of ridges 314 in each of the process sequences of Figures 15 and 16 could be moved from the tops of ridges 314 to their bottoms by providing a layer of dark material on top of transparent body 329 at the beginning of the process sequence and then deleting the steps involved in forming upper ridge portions 314g or 314i. Additional parallel dark non-reflective ridges could be formed on faceplate 302 so as to extend perpendicular to ridges 314.
  • Phosphor stripes 313 could be created from thin phosphor films instead of phosphor particles.
  • Light- emissive regions 313 could be implemented with elements other than phosphors (in particle or film form) .
  • a transparent anode that directly adjoins faceplate 302 could be used in place of, or in conjunction with light-reflective layer 315. Such an anode would typically consist of a layer of a transparent electrically conductive material such as indium-tin oxide. Faceplate 302 and, when present, the adjoining transparent anode then constitute a main section of the light-emitting black-matrix structure.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Cathode-Ray Tubes And Fluorescent Screens For Display (AREA)
  • Vessels, Lead-In Wires, Accessory Apparatuses For Cathode-Ray Tubes (AREA)

Abstract

Dispositif à panneau plat (300) comprenant un élément d'écartement (308) assurant un support interne. L'élément d'écartement peut se composer de céramique ou de vitrocéramique. On traite les surfaces de l'élément d'écartement exposées dans le dispositif à panneau plat, afin de réduire les émissions secondaires et empêcher la charge desdites surfaces. Une structure photoémettrice contient une section principale (302), une configuration de nervures sombres (314) situées le long de la section principale, et un ensemble de régions photoémettrices (313) activées par les électrons, situées dans les espaces entre les nervures. Les nervures sombres s'étendent plus au-delà de la section principale que les régions photoémettrices, de manière à former une matrice noire en relief. Lorsque cette structure photoémettrice est utilisée dans un affichage optique, la matrice noire en relief est en contact avec les éléments d'écartement (308) et, de ce fait, protège les régions photoémettrices contre tout endommagement. La structure photoémettrice peut être produite selon les différentes techniques décrites par la présente invention.
EP94908603A 1993-02-01 1994-02-01 Dispositif a panneau plat pourvu d'une structure interne de support Expired - Lifetime EP0683920B2 (fr)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US08/012,542 US5589731A (en) 1992-04-10 1993-02-01 Internal support structure for flat panel device
US18885794A 1994-01-31 1994-01-31
US188856 1994-01-31
US188857 1994-01-31
US08/188,856 US5477105A (en) 1992-04-10 1994-01-31 Structure of light-emitting device with raised black matrix for use in optical devices such as flat-panel cathode-ray tubes
PCT/US1994/000602 WO1994018694A1 (fr) 1993-02-01 1994-02-01 Dispositif a panneau plat pourvu d'une structure interne de support et/ou d'une matrice noire en relief
US12542 1998-01-23

Publications (4)

Publication Number Publication Date
EP0683920A1 EP0683920A1 (fr) 1995-11-29
EP0683920A4 true EP0683920A4 (fr) 1998-04-15
EP0683920B1 EP0683920B1 (fr) 2002-05-08
EP0683920B2 EP0683920B2 (fr) 2006-04-12

Family

ID=27359648

Family Applications (1)

Application Number Title Priority Date Filing Date
EP94908603A Expired - Lifetime EP0683920B2 (fr) 1993-02-01 1994-02-01 Dispositif a panneau plat pourvu d'une structure interne de support

Country Status (5)

Country Link
EP (1) EP0683920B2 (fr)
JP (1) JP3595336B2 (fr)
AU (1) AU6163494A (fr)
DE (1) DE69430568T3 (fr)
WO (1) WO1994018694A1 (fr)

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5675212A (en) * 1992-04-10 1997-10-07 Candescent Technologies Corporation Spacer structures for use in flat panel displays and methods for forming same
CN1271675C (zh) * 1994-06-27 2006-08-23 佳能株式会社 电子束设备
USRE40103E1 (en) * 1994-06-27 2008-02-26 Canon Kabushiki Kaisha Electron beam apparatus and image forming apparatus
US5949184A (en) * 1994-11-11 1999-09-07 Sony Corporation Light-emitting device and method of manufacturing the same
US6384527B1 (en) 1994-11-21 2002-05-07 Candescent Technologies Corporation Flat panel display with reduced electron scattering effects
US6022652A (en) * 1994-11-21 2000-02-08 Candescent Technologies Corporation High resolution flat panel phosphor screen with tall barriers
WO1996016429A2 (fr) * 1994-11-21 1996-05-30 Candescent Technologies Corporation Dispositif a emission de champs muni de structures interieures permettant d'aligner les pixels de phosphore sur les emetteurs de champ correspondants
JP3320294B2 (ja) * 1995-02-03 2002-09-03 キヤノン株式会社 電子線発生装置、及び、それを用いた画像形成装置
JP2852357B2 (ja) * 1995-03-09 1999-02-03 双葉電子工業株式会社 表示装置
JP3083076B2 (ja) 1995-04-21 2000-09-04 キヤノン株式会社 画像形成装置
JPH09167583A (ja) * 1995-12-15 1997-06-24 Futaba Corp 表示装置
US6140761A (en) * 1996-01-31 2000-10-31 Canon Kabushiki Kaisha Electron generation using a fluorescent element and image forming using such electron generation
US5726529A (en) * 1996-05-28 1998-03-10 Motorola Spacer for a field emission display
US5811927A (en) * 1996-06-21 1998-09-22 Motorola, Inc. Method for affixing spacers within a flat panel display
US6049165A (en) 1996-07-17 2000-04-11 Candescent Technologies Corporation Structure and fabrication of flat panel display with specially arranged spacer
KR100232136B1 (ko) 1996-08-20 1999-12-01 구자홍 칼라 플라즈마 디스플레이 패널의 격벽구조 및 격벽제조방법
US6005540A (en) * 1996-10-07 1999-12-21 Canon Kabushiki Kaisha Image-forming apparatus and method of driving the same
EP0851458A1 (fr) * 1996-12-26 1998-07-01 Canon Kabushiki Kaisha Elément d'espacement, appareil de formation d'images et procédé pour sa fabrication
JP3302313B2 (ja) * 1996-12-27 2002-07-15 キヤノン株式会社 帯電防止膜、及び、画像形成装置とその製造方法
KR100609364B1 (ko) * 1997-03-25 2006-08-08 이 아이 듀폰 디 네모아 앤드 캄파니 디스플레이 패널용 필드 이미터 캐소드 배면판 구조물, 그제조 방법, 및 그를 포함하는 디스플레이 패널
JPH10326579A (ja) * 1997-03-28 1998-12-08 Canon Inc 画像形成装置とその製造方法
JP3703287B2 (ja) 1997-03-31 2005-10-05 キヤノン株式会社 画像形成装置
FR2764109A1 (fr) * 1997-05-30 1998-12-04 Commissariat Energie Atomique Espaceurs pour ecran plat de visualisation
FR2764729A1 (fr) * 1997-06-13 1998-12-18 Commissariat Energie Atomique Procede de fabrication d'espaceurs pour ecran plat de visualisation
US5872424A (en) 1997-06-26 1999-02-16 Candescent Technologies Corporation High voltage compatible spacer coating
DE69839985D1 (de) 1997-08-01 2008-10-23 Canon Kk Elektronenstrahlgerät, Bilderzeugungsgerät unter Verwendung diesem Elektronenstrahlgerät, Bauteile für Elektronenstrahlgerät und Verfahren zur Herstellung von diesen Geräten und Bauteilen
JP2000113997A (ja) * 1998-10-02 2000-04-21 Canon Inc 帯電防止膜、部材、この部材を用いた電子線装置、画像形成装置
US6366014B1 (en) 1997-08-01 2002-04-02 Canon Kabushiki Kaisha Charge-up suppressing member, charge-up suppressing film, electron beam apparatus, and image forming apparatus
JP2001521274A (ja) * 1997-10-27 2001-11-06 クリスタルズ・アンド・テクノロジー・リミテッド 柱状組織を有する陰極線ルミネセンススクリーン及びその調製方法
WO1999034390A1 (fr) * 1997-12-29 1999-07-08 Motorola Inc. Dispositif d'emission par champ electrique muni d'un separateur de haute capacite
US5990613A (en) * 1998-01-20 1999-11-23 Motorola, Inc. Field emission device having a non-coated spacer
US6075323A (en) * 1998-01-20 2000-06-13 Motorola, Inc. Method for reducing charge accumulation in a field emission display
US6215241B1 (en) * 1998-05-29 2001-04-10 Candescent Technologies Corporation Flat panel display with encapsulated matrix structure
DE69820599T2 (de) * 1998-06-11 2004-10-07 Ibm Gitterelektroden fur eine Anzeigevorrichtung
JP3302341B2 (ja) 1998-07-02 2002-07-15 キヤノン株式会社 帯電緩和膜及び電子線装置及び画像形成装置及び画像形成装置の製造方法
JP3689598B2 (ja) 1998-09-21 2005-08-31 キヤノン株式会社 スペーサの製造方法および前記スペーサを用いた画像形成装置の製造方法
US7067171B1 (en) 1999-02-17 2006-06-27 Canon Kabushiki Kaisha Manufacturing method of electron beam apparatus and spacer, and electron beam apparatus
JP3135897B2 (ja) * 1999-02-25 2001-02-19 キヤノン株式会社 電子線装置用スペーサの製造方法と電子線装置の製造方法
JP3501709B2 (ja) * 1999-02-25 2004-03-02 キヤノン株式会社 電子線装置用支持部材の製造方法および画像表示装置の製造方法
JP3507393B2 (ja) * 1999-02-25 2004-03-15 キヤノン株式会社 スペーサの製造方法および電子源装置の製造方法
US6861798B1 (en) * 1999-02-26 2005-03-01 Candescent Technologies Corporation Tailored spacer wall coatings for reduced secondary electron emission
JP2002157959A (ja) 2000-09-08 2002-05-31 Canon Inc スペーサの製造法およびこのスペーサを用いた画像形成装置の製造方法
KR100600892B1 (ko) 2001-07-23 2006-07-14 엘지.필립스 디스플레이 주식회사 음극선관
JP3919676B2 (ja) 2002-03-05 2007-05-30 キヤノン株式会社 高電圧型画像表示装置
JP2010015870A (ja) * 2008-07-04 2010-01-21 Canon Inc 画像表示装置
JP5590830B2 (ja) 2008-08-11 2014-09-17 キヤノン株式会社 発光体基板及びこれを用いた画像表示装置
CN103943033B (zh) * 2014-04-02 2017-02-15 京东方科技集团股份有限公司 一种透明显示设备

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3808497A (en) * 1972-05-08 1974-04-30 Ibm Gaseous discharge device and method of spacing the plates thereof
DE2410011A1 (de) * 1973-03-15 1974-09-26 Burroughs Corp Vorgeformtes element zum beabstanden, verbinden und gegeneinander abdichten zweier platten
US4099082A (en) * 1976-10-06 1978-07-04 Zenith Radio Corporation Stacked lattice spacer support for luminescent display panels
FR2394888A1 (fr) * 1977-06-16 1979-01-12 Philips Nv Tube image en couleur
EP0002000A1 (fr) * 1977-11-11 1979-05-30 Siemens Aktiengesellschaft Dispositif d'affichage à décharge dans un gaz comprenant des éléments d'espacement et méthode de fabrication d'une structure d'éléments d'espacement et d'un tel dispositif d'affichage
EP0048839A1 (fr) * 1980-09-29 1982-04-07 Siemens Aktiengesellschaft Ecran de visualisation plat, procédés pour sa fabrication et son utilisation
EP0050294A1 (fr) * 1980-10-20 1982-04-28 Matsushita Electric Industrial Co., Ltd. Méthode de fabrication d'un système d'électrodes et système d'électrodes réalisable par cette méthode
EP0404022A2 (fr) * 1989-06-19 1990-12-27 Matsushita Electric Industrial Co., Ltd. Dispositif d'affichage plan et procédé de fabrication de ce dispositif
EP0405262A1 (fr) * 1989-06-19 1991-01-02 Matsushita Electric Industrial Co., Ltd. Dispositif d'affichage à panneau plat
EP0523702A1 (fr) * 1991-07-17 1993-01-20 Canon Kabushiki Kaisha Dispositif de formation d'images
EP0580244A1 (fr) * 1992-07-23 1994-01-26 Koninklijke Philips Electronics N.V. Dispositif de reproduction d'images du type à panneau mince muni de canaux de propagation d'electrons

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4857799A (en) * 1986-07-30 1989-08-15 Sri International Matrix-addressed flat panel display
US5063327A (en) * 1988-07-06 1991-11-05 Coloray Display Corporation Field emission cathode based flat panel display having polyimide spacers
US5003219A (en) * 1988-11-10 1991-03-26 Matsushita Electric Industrial Co., Ltd. Fixed construction for plate electrodes in a flat display unit

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3808497A (en) * 1972-05-08 1974-04-30 Ibm Gaseous discharge device and method of spacing the plates thereof
DE2410011A1 (de) * 1973-03-15 1974-09-26 Burroughs Corp Vorgeformtes element zum beabstanden, verbinden und gegeneinander abdichten zweier platten
US4099082A (en) * 1976-10-06 1978-07-04 Zenith Radio Corporation Stacked lattice spacer support for luminescent display panels
FR2394888A1 (fr) * 1977-06-16 1979-01-12 Philips Nv Tube image en couleur
EP0002000A1 (fr) * 1977-11-11 1979-05-30 Siemens Aktiengesellschaft Dispositif d'affichage à décharge dans un gaz comprenant des éléments d'espacement et méthode de fabrication d'une structure d'éléments d'espacement et d'un tel dispositif d'affichage
EP0048839A1 (fr) * 1980-09-29 1982-04-07 Siemens Aktiengesellschaft Ecran de visualisation plat, procédés pour sa fabrication et son utilisation
EP0050294A1 (fr) * 1980-10-20 1982-04-28 Matsushita Electric Industrial Co., Ltd. Méthode de fabrication d'un système d'électrodes et système d'électrodes réalisable par cette méthode
EP0404022A2 (fr) * 1989-06-19 1990-12-27 Matsushita Electric Industrial Co., Ltd. Dispositif d'affichage plan et procédé de fabrication de ce dispositif
EP0405262A1 (fr) * 1989-06-19 1991-01-02 Matsushita Electric Industrial Co., Ltd. Dispositif d'affichage à panneau plat
EP0523702A1 (fr) * 1991-07-17 1993-01-20 Canon Kabushiki Kaisha Dispositif de formation d'images
EP0580244A1 (fr) * 1992-07-23 1994-01-26 Koninklijke Philips Electronics N.V. Dispositif de reproduction d'images du type à panneau mince muni de canaux de propagation d'electrons

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO9418694A1 *

Also Published As

Publication number Publication date
EP0683920B2 (fr) 2006-04-12
WO1994018694A1 (fr) 1994-08-18
EP0683920A1 (fr) 1995-11-29
JPH08508846A (ja) 1996-09-17
DE69430568T3 (de) 2007-04-26
EP0683920B1 (fr) 2002-05-08
JP3595336B2 (ja) 2004-12-02
DE69430568T2 (de) 2003-01-09
AU6163494A (en) 1994-08-29
DE69430568D1 (de) 2002-06-13

Similar Documents

Publication Publication Date Title
WO1994018694A1 (fr) Dispositif a panneau plat pourvu d'une structure interne de support et/ou d'une matrice noire en relief
US5746635A (en) Methods for fabricating a flat panel display having high voltage supports
US5477105A (en) Structure of light-emitting device with raised black matrix for use in optical devices such as flat-panel cathode-ray tubes
US5589731A (en) Internal support structure for flat panel device
US5650690A (en) Backplate of field emission device with self aligned focus structure and spacer wall locators
US5543683A (en) Faceplate for field emission display including wall gripper structures
KR100455681B1 (ko) 평면 표시 장치의 스페이서 어셈블리, 스페이서 어셈블리의 제조 방법, 평면 표시 장치의 제조 방법, 평면 표시 장치, 스페이서 어셈블리의 제조에 이용되는 금형
US5578899A (en) Field emission device with internal structure for aligning phosphor pixels with corresponding field emitters
US20090137179A1 (en) Field emission display and method of manufacturing the same
WO2001031671A1 (fr) Procede de fabrication d'un dispositif a emission de champ avec un emetteur lateral a couche mince
US6954030B2 (en) Image forming substrate, electron-emitting substrate and image forming apparatus
JP3270054B2 (ja) 蛍光体画素を対応電界エミッタに整列させる内部構造を有する電界放出装置
US7564179B2 (en) Flat panel display, gate electrode structure, and gate electrode structure manufacturing method
US7839071B2 (en) Vacuum container and method for manufacturing the same, and image display apparatus and method for manufacturing the same
US6951496B2 (en) Method of manufacturing an image-forming apparatus comprising a supporting frame with corners having a predetermined radius of curvature
US5994832A (en) Display device having plural second substrates
US7192327B2 (en) Image display device, method of manufacturing a spacer for use in the image display device, and image display device having spacers manufactured by the method
US6384527B1 (en) Flat panel display with reduced electron scattering effects
KR20050104643A (ko) 전자 방출 표시장치용 캐소드 기판, 전자 방출 표시장치및 이의 제조 방법
US20050280351A1 (en) Field emission display (FED) and method of manufacture thereof
KR100715332B1 (ko) 진공 브리지 포커싱 구조를 갖는 전계 방출 장치
KR100464306B1 (ko) 전계방출표시소자및그스페이서제조방법
EP1544892A1 (fr) Dispositif d'affichage d'images, procede de production d'une piece d'espacement pour ce dispositif et dispositif d'affichage d'images comprenant cette piece d'espacement produite par ce procede
JP3825703B2 (ja) 画像表示装置
US20070170837A1 (en) FED including gate-supporting device with gate mask having reflection layer

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19950830

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE ES FR GB IT NL

A4 Supplementary search report drawn up and despatched

Effective date: 19980224

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): DE ES FR GB IT NL

17Q First examination report despatched

Effective date: 19980616

RTI1 Title (correction)

Free format text: FLAT PANEL DEVICE WITH INTERNAL SUPPORT STRUCTURE

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: CANDESCENT INTELLECTUAL PROPERTY SERVICES, INC.

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE ES FR GB IT NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20020508

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT

Effective date: 20020508

REF Corresponds to:

Ref document number: 69430568

Country of ref document: DE

Date of ref document: 20020613

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
ET Fr: translation filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20021128

PLBI Opposition filed

Free format text: ORIGINAL CODE: 0009260

PLBQ Unpublished change to opponent data

Free format text: ORIGINAL CODE: EPIDOS OPPO

PLBF Reply of patent proprietor to notice(s) of opposition

Free format text: ORIGINAL CODE: EPIDOS OBSO

26 Opposition filed

Opponent name: SPANDERN, UWE

Effective date: 20030210

PLAX Notice of opposition and request to file observation + time limit sent

Free format text: ORIGINAL CODE: EPIDOSNOBS2

PLBB Reply of patent proprietor to notice(s) of opposition received

Free format text: ORIGINAL CODE: EPIDOSNOBS3

PLBP Opposition withdrawn

Free format text: ORIGINAL CODE: 0009264

PLAY Examination report in opposition despatched + time limit

Free format text: ORIGINAL CODE: EPIDOSNORE2

PLBC Reply to examination report in opposition received

Free format text: ORIGINAL CODE: EPIDOSNORE3

PUAH Patent maintained in amended form

Free format text: ORIGINAL CODE: 0009272

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: PATENT MAINTAINED AS AMENDED

27A Patent maintained in amended form

Effective date: 20060412

AK Designated contracting states

Kind code of ref document: B2

Designated state(s): DE ES FR GB IT NL

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20030203

ET3 Fr: translation filed ** decision concerning opposition
REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20130315

Year of fee payment: 20

Ref country code: DE

Payment date: 20130228

Year of fee payment: 20

Ref country code: GB

Payment date: 20130220

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 69430568

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20140131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20140204

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20140131