EP0352012A2 - Superposition des images en plusieurs plans dans un environnement de fenêtre d'affichages - Google Patents

Superposition des images en plusieurs plans dans un environnement de fenêtre d'affichages Download PDF

Info

Publication number
EP0352012A2
EP0352012A2 EP89307077A EP89307077A EP0352012A2 EP 0352012 A2 EP0352012 A2 EP 0352012A2 EP 89307077 A EP89307077 A EP 89307077A EP 89307077 A EP89307077 A EP 89307077A EP 0352012 A2 EP0352012 A2 EP 0352012A2
Authority
EP
European Patent Office
Prior art keywords
display
encoded
memory
image
images
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP89307077A
Other languages
German (de)
English (en)
Other versions
EP0352012A3 (fr
Inventor
Paul David Dinicola
Francois Normand Dumas
John Joseph Lawless
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of EP0352012A2 publication Critical patent/EP0352012A2/fr
Publication of EP0352012A3 publication Critical patent/EP0352012A3/fr
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/022—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using memory planes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen

Definitions

  • the present invention is generally related to computer display systems, and particularly systems that display images in a plurality of colours, that display data from multiple application programs, or that combine several images on cathode ray tubes (CRT) or other like displays commonly used in computer and data processing systems.
  • the present invention more particularly relates to the display of graphics and character output in colour, or in multiple shades of grey, and to the display of data where animation or movement of one or more displayed objects is desired.
  • a graphics display system encodes data representing the graphic or character information to be displayed into discrete picture elements or pels.
  • a digital memory typically a random access memory (RAM) stores the encoded picture elements (pels) which make up a display frame.
  • the graphic display is then generated by a video processor which accesses the stored pel data, decodes the data into signals required for the display monitor to generate colour or multigrey shade images, and transmits the signals to the CRT or other display monitor.
  • the pels are rapidly displayed in a raster scan of the display monitor faceplate.
  • the scan typically horizontal, comprises a number of scan lines each having of a number of pels.
  • the pel data stored in the memory is typically encoded in one of two forms.
  • each pel is represented by several, e.g. three, binary units or bits of data.
  • the bits are organised into planes with each plane having one bit for each pel on the display monitor.
  • the three bits of data representing a particular pel are stored at the same vertical and horizontal offset in three separate bit planes.
  • the final video display screen is generated by simultaneously accessing the bit planes, passing the resulting set of three bits to a translation table which generates the control signals required to create the colour or shade of grey.
  • the individual bit planes contain only part of the information necessary to create the final display structure, it is only through the combination of the three planes and decoding of the associated colours or shades of grey, that the display image structure is realised.
  • a second method of encoding is lateral bit encoding.
  • a sequential set of bits is used to encode each pel of the display image. For example, a sequence of two bits may be used to encode each pel on the display. If one bit is used to encode each pel that bit simply indicates whether the pel is to be on or off. If on, the system specified foreground colour is displayed, otherwise the background colour is displayed. If two bits per pel are used, the non-zero value indicates which one of three foreground colours to display.
  • a lateral bit encoded image can be stored in a single bit plane and is accessed sequentially in relative screen positions, for example, from left to right, and top to bottom.
  • the prior art contains several examples of both bit plane and lateral bit encoded graphics display systems.
  • U.S. Patent 4,691,295 to Erwin et al. discloses a graphics system that employs four bit planes for bit encoded graphics display. Erwin et al. allow use of the bit planes as a group to form a single bit encoded image, and allows selective display of data from individual bit planes. However, Erwin et al. do not suggest a display system that can operate in either bit encoded or lateral bit encoded modes to create systems with distinctly different "personalities".
  • U.S. Patent 4,317,114 to Walker discloses a display processor where several lateral bit encoded image planes are overlayed and merged with data from a host computer system to create the final display screen image. Walker doesn't provide multiple use of the buffers and fails to teach a method for controlling image mixing.
  • Iwami in U.S. Patent 4,682,297, commonly assigned, provides a graphics display system that creates a composite image by merging multiple images from separate memory buffers. The images are merged based on a selection of a "transparent" colour which allows the background image to be viewed wherever that "transparent" colour exists. This implementation is useful for creating displays with moving objects since the moving object can be "moved” (i.e. erased and redrawn) in a single plane which is then merged with other planes containing non-moving objects.
  • Iwami provides an apparatus for merging only two image buffers. It cannot be readily extended to three or more buffers, and doesn't teach the dual use of buffers.
  • the prior art display systems typically support only one of the two image encoding methods, or primarily support one method with the second method receiving only limited support.
  • This functional rigidity limits the application of a particular graphics display system and is a significant disadvantage, particularly in the general purpose display system field.
  • This invention relates to the provision of apparatus and processes to support both bit encoded and multiplane lateral bit encoding techniques in a graphics display environment.
  • the hardware structure provides a number of independent memory buffers which can support the display of a wide range of colours using bit encoding or can be used to support several independent application program displays or multiple image mixing using lateral bit encoding.
  • the images from the lateral bit encoded memory buffers can be mixed to provide composite images and can support apparent image movement or animation.
  • image mixing allows the images to be combined and written directly to the video display monitor without generating an intermediate frame buffer containing the composite image. This technique improves display system efficiency in computer devices with limited processing power because movement of an object in one plane, or changes to the images in any plane, does not require a complete regeneration of an intermediate frame buffer.
  • the lateral bit encoded buffers can each be linked to separate application programs running in the processor to capture output images and messages from that application.
  • the display system can be configured to display the resulting independent images separately on the display monitor, or it can combine two or more of the images to form a composite display image.
  • the three buffers can be linked in a manner which allows smooth scrolling through the linked image as if it was one large page.
  • the invention described herein relates to a graphics display system for displaying graphics images on a display device.
  • the invention is described for use with a raster scan cathode ray tube (CRT) display; however, the concepts are applicable to many other types of displays including gas panels and liquid crystal displays. Therefore, those skilled in the art will understand that the mention of CRT displays or video monitors is by way of example only.
  • CRT raster scan cathode ray tube
  • a graphics display system is represented in the block diagram of Fig. 1.
  • a processor 10 running an application or operating system program generates output messages which are transmitted along data path 11 to a graphics display adapter 20.
  • Graphics display adapter 20 has as its primary function the conversion of the output messages into a form suitable for generating control signals to create a display on a video display monitor 50.
  • Display monitor 50 in the preferred embodiment, is a standard display monitor responsive to red, green and blue control signals, for example, an IBM Model 5272 Colour Display. The values of the incoming red, green and blue control signals cause the display monitor to create an image with the necessary colour at the appropriate point on the display.
  • Graphics display adapter 20, embodying the present invention has the following major components.
  • Output messages from the processor 10 are formatted and stored in memory buffers, or bit planes 24, 26, 28, and 30.
  • Each bit plane contains, at a minimum, sufficient storage locations to fill one screen of the display monitor 50.
  • the display monitor has the capacity to display 350 horizontal lines each containing 720 picture elements or pels. Therefore, in the example system, each bit plane must contain at least 252,000 bits. Bit encoding requires one bit per pel in each plane, while lateral bit encoding requires several.
  • Enable plane register 22 selects the encoding state of the graphics display adapter in response to control signals on line 12 from the processor.
  • the graphics display encoding state can either be multiplane bit encoding or single plane lateral bit encoding. If the lateral bit encoding state is in effect, Enable Plane Register 22 selects the bit plane to receive the data from processor 10.
  • Image mixer 32 reads the encoded graphics data from the memory buffers 24, 26, 28, and 30 and performs the necessary decoding and image mixing. If bit plane encoding is being used, image mixer 32 selects the corresponding bits from the bit planes and passes them to the colour translation table 34 which translates the code into the appropriate red, green, and blue control signals which are passed on data channel 40 to the display monitor 50. In the lateral bit encoding state the image mixer 32 combines the images contained on the bit planes according to a bit plane priority. The display of images from a particular plane is enabled by a video select control which enables one or more planes for display. The merged images are passed through the colour translation table 34 which generates the appropriate control signals to be passed on data line 40 to display monitor 50.
  • Fig. 2 and Fig. 3 illustrate the differences between bit encoding using bit plane and lateral bit encoding of picture element data.
  • Fig. 2 illustrates three bit planes 70, 72, and 74.
  • a picture element (pel) corresponding to a given location on the screen is represented by a single bit location in each of the three bit planes.
  • the first pel is represented by bits c0, c1, c2.
  • the next pel of the display image would be represented in the next bit position in each plane, namely d0, d1, and d2.
  • the information stored in any one plane represents only a subset of the information required to create the picture element on the display monitor.
  • lateral bit encoding of an image only one bit plane 80 is used to store an image. Additional planes 82 and 84 store other images.
  • a picture element (pel) is encoded in the first three bits of the bit plane 80, e0, e1, e2. Data is read from the bit plane sequentially producing picture element output e2, e1, e0. This output determines the foreground colour, if any, to be displayed at this pel.
  • the full form of the image is represented in the single bit plane 80.
  • An important feature of the invention is the ability to use each of the bit planes 24, 26, 28, 30 in either bit plane or lateral bit encoding modes.
  • prior art devices typically implement only one of the picture element encoding methodologies.
  • a device supports bit plane encoding and will allow only one of the bit planes to be used in a lateral bit encoding mode.
  • the present invention allows all of the bit planes present in the graphics adapter to be used simultaneously in lateral bit encoding mode.
  • the enable plane register 22 determines whether the adapter is in bit plane or lateral bit mode and, when the adapter is in lateral bit mode, enable plane register 22 controls the association of the output from processor 10 to the particular bit plane 24, 26, 28, or 30.
  • This invention also provides the capability to combine images from separate lateral bit encoded bit planes.
  • Image mixing is performed by image mixer 32 which reads data from the bit planes, combines the image data and transmits it directly to the display monitor.
  • This is a significant advantage because a change to one of the bit planes does not require the complete regeneration of an intermediate frame buffer.
  • This improved image mixing is of particular value for animation on the display monitor.
  • the image mixing logic will allow proper handling of foreground and background objects in relation to a moving object.
  • bit plane 24 can be designated to hold foreground objects
  • bit plane 26 can hold moving objects
  • bit plane 28 holds background objects.
  • Fig. 6 illustrates the application of this concept.
  • a tree as shown in Fig. 6C can be written to foreground bit plane 24.
  • a ball can be written to the moving object plane 26 as shown in Fig. 6B.
  • a house can be written to the background bit plane 28 as shown in Fig. 6A.
  • the image mixer 32 will combine the picture element data from each of the three bit planes and generate the display shown in Fig. 6D on display monitor 50. In this display the tree will appear in front of both the house and the ball, while the ball will appear in front of the house.
  • the image mixer 32 will continue to create the appropriate display on the display monitor 50 by combining the elements from the three bit planes in the appropriate order. There are no inefficiencies introduced by having to recreate hidden portions of background objects that become exposed due to movement, or to recreate or delete portions of the moving object that become exposed or hidden during movement.
  • a logic diagram for the image mixer 32 is shown in Fig. 5. It will be appreciated by those skilled in the art that this logic could be implemented either through software or through hardware logic circuits. In the preferred embodiment, the logic is implemented in hardware to reduce the processing workload required of processor 10. This has the advantage of providing a very efficient, and responsive graphics display system even where processor 10 is of limited capacity.
  • lateral bit encoded data is simultaneously accessed from each of the bit planes 24, 26, and 28 as long as that plane has been enabled by Video Select Control 33.
  • Each pel accessed represents either a blank or non-blank image for the display.
  • a blank image is represented by a binary zero. (i.e. if three bit lateral bit encoding is being used the pel value would be represented by a binary '000'.)
  • the display priority is established so that bit plane 24 overlays bit plane 26 and in turn both overlay bit plane 28.
  • Comparator circuits determine that if a non-zero pel code is read from plane 1 that code will be transmitted through the red, green and blue outputs 91, 92, and 93.
  • bit code from bit plane 24 is zero, but the bit code from plane 26 is non-zero, then the image from bit plane 26 will be displayed. Similarly if the bit code from plane 24 and plane 26 are zero and the code from plane 28 is non-zero, the plane 28 code will be displayed. Finally, if all three pel codes are zero, a background colour will be displayed.
  • the memory buffers 24, 26, 28 each store the encoded display images from a separate application.
  • Enable plane register 22 associates a particular memory buffer with an application.
  • Video Select Control 33 responds to control signals 12 to display one of the images.
  • bit planes can be linked to form a single large image storage area (Fig. 7).
  • This image can be smoothly scrolled on the display monitor as though it was a continuous image.
  • the linkage is controlled by image mixer 32 and in particular, by an interaction between the display monitor 50 and the Video Select Control 33 the data is continuously displayed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Digital Computer Display Output (AREA)
  • Processing Or Creating Images (AREA)
EP89307077A 1988-07-22 1989-07-12 Superposition des images en plusieurs plans dans un environnement de fenêtre d'affichages Withdrawn EP0352012A3 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/223,138 US4951229A (en) 1988-07-22 1988-07-22 Apparatus and method for managing multiple images in a graphic display system
US223138 1988-07-22

Publications (2)

Publication Number Publication Date
EP0352012A2 true EP0352012A2 (fr) 1990-01-24
EP0352012A3 EP0352012A3 (fr) 1990-06-13

Family

ID=22835197

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89307077A Withdrawn EP0352012A3 (fr) 1988-07-22 1989-07-12 Superposition des images en plusieurs plans dans un environnement de fenêtre d'affichages

Country Status (3)

Country Link
US (1) US4951229A (fr)
EP (1) EP0352012A3 (fr)
JP (1) JPH0247774A (fr)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0475697A1 (fr) * 1990-09-10 1992-03-18 Sony Corporation Appareil d'animation
EP0484981A2 (fr) * 1990-11-09 1992-05-13 Fuji Photo Film Co., Ltd. Dispositif de traitement de données d'image
NL9200299A (nl) * 1992-02-18 1993-09-16 Evert Hans Van De Waal Sr Inrichting voor het converteren en/of integreren van beeldsignalen.
US5426731A (en) * 1990-11-09 1995-06-20 Fuji Photo Film Co., Ltd. Apparatus for processing signals representative of a computer graphics image and a real image
EP0831425A2 (fr) * 1996-09-20 1998-03-25 SANYO ELECTRIC Co., Ltd. Méthode et appareil pour produire des images d'animation composées de points aléatoires
EP0887768A2 (fr) * 1997-06-26 1998-12-30 Nec Corporation Processeur graphique et méthode de traitement graphique
CN1114190C (zh) * 1995-07-28 2003-07-09 北京新兴生物医学工程研究发展中心 在显示器上实现文字与图形的静止和滚动叠加显示的方法
WO2006005407A1 (fr) 2004-07-09 2006-01-19 Volkswagen Aktiengesellschaft Dispositif d'affichage d'un vehicule et procede d'affichage de donnees

Families Citing this family (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0360530A3 (fr) * 1988-09-20 1992-12-09 International Business Machines Corporation Dispositif de commande d'affichage programmable à formats multiples
US5083257A (en) * 1989-04-27 1992-01-21 Motorola, Inc. Bit plane partitioning for graphic displays
US5388202A (en) * 1990-02-02 1995-02-07 Viacom International Inc. Method and apparatus for generating window borders having pictorial frame elements
US5170154A (en) * 1990-06-29 1992-12-08 Radius Inc. Bus structure and method for compiling pixel data with priorities
JP3073519B2 (ja) * 1990-11-17 2000-08-07 任天堂株式会社 表示範囲制御装置および外部メモリ装置
JP2725915B2 (ja) * 1990-11-15 1998-03-11 インターナショナル・ビジネス・マシーンズ・コーポレイション 三角形描画装置及び方法
JPH0785219B2 (ja) * 1990-11-15 1995-09-13 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理システム及びデータ制御方法
JPH0683969A (ja) * 1990-11-15 1994-03-25 Internatl Business Mach Corp <Ibm> グラフィックス・プロセッサ及びグラフィックス・データ処理方法
JPH087715B2 (ja) * 1990-11-15 1996-01-29 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理装置及びアクセス制御方法
US5420972A (en) * 1990-11-15 1995-05-30 International Business Machines Corporation Method and apparatus for rendering lines
US5351067A (en) * 1991-07-22 1994-09-27 International Business Machines Corporation Multi-source image real time mixing and anti-aliasing
KR940002475B1 (ko) * 1991-08-20 1994-03-24 삼성전자 주식회사 화면편집장치
JP2916322B2 (ja) * 1992-03-19 1999-07-05 株式会社ハドソン 疑似多重スクロール方法
US5706417A (en) * 1992-05-27 1998-01-06 Massachusetts Institute Of Technology Layered representation for image coding
US5621866A (en) * 1992-07-24 1997-04-15 Fujitsu Limited Image processing apparatus having improved frame buffer with Z buffer and SAM port
JP2583003B2 (ja) * 1992-09-11 1997-02-19 インターナショナル・ビジネス・マシーンズ・コーポレイション グラフィックス表示システムにおけるイメージ表示方法、フレーム・バッファ及びグラフィックス表示システム
US5506955A (en) * 1992-10-23 1996-04-09 International Business Machines Corporation System and method for monitoring and optimizing performance in a data processing system
US5553235A (en) * 1992-10-23 1996-09-03 International Business Machines Corporation System and method for maintaining performance data in a data processing system
US5483468A (en) * 1992-10-23 1996-01-09 International Business Machines Corporation System and method for concurrent recording and displaying of system performance data
US5432932A (en) * 1992-10-23 1995-07-11 International Business Machines Corporation System and method for dynamically controlling remote processes from a performance monitor
US5363483A (en) * 1992-10-28 1994-11-08 Intellution, Inc. Updating objects displayed in a computer system
US5481275A (en) 1992-11-02 1996-01-02 The 3Do Company Resolution enhancement for video display using multi-line interpolation
AU3124493A (en) * 1992-11-02 1994-05-24 3Do Company, The Method for controlling a spryte rendering processor
US5596693A (en) * 1992-11-02 1997-01-21 The 3Do Company Method for controlling a spryte rendering processor
AU3126193A (en) * 1992-11-02 1994-05-24 3Do Company, The Spryte rendering system with improved corner calculating engine and improved polygon-paint engine
US5572235A (en) * 1992-11-02 1996-11-05 The 3Do Company Method and apparatus for processing image data
US5838389A (en) * 1992-11-02 1998-11-17 The 3Do Company Apparatus and method for updating a CLUT during horizontal blanking
US5404437A (en) * 1992-11-10 1995-04-04 Sigma Designs, Inc. Mixing of computer graphics and animation sequences
US5604857A (en) * 1993-01-15 1997-02-18 Walmsley; Simon R. Render system for the rendering of storyboard structures on a real time animated system
WO1994030008A1 (fr) * 1993-06-07 1994-12-22 Scientific-Atlanta, Inc. Systeme d'affichage pour poste de television d'abonne
JPH0785308A (ja) * 1993-07-02 1995-03-31 Sony Corp 画像表示方法
DE69428849T2 (de) * 1993-08-31 2002-11-14 Sun Microsystems, Inc. Verfahren und Gerät zur Wiedergabe von Objekten auf einem Anzeigegerät mit mehr Realität
US6005967A (en) * 1994-02-18 1999-12-21 Matushita Electric Industrial Co., Ltd. Picture synthesizing apparatus and method
US5537156A (en) * 1994-03-24 1996-07-16 Eastman Kodak Company Frame buffer address generator for the mulitple format display of multiple format source video
US5515107A (en) * 1994-03-30 1996-05-07 Sigma Designs, Incorporated Method of encoding a stream of motion picture data
US5598576A (en) * 1994-03-30 1997-01-28 Sigma Designs, Incorporated Audio output device having digital signal processor for responding to commands issued by processor by emulating designated functions according to common command interface
US5528309A (en) 1994-06-28 1996-06-18 Sigma Designs, Incorporated Analog video chromakey mixer
US6124897A (en) * 1996-09-30 2000-09-26 Sigma Designs, Inc. Method and apparatus for automatic calibration of analog video chromakey mixer
AU695334B2 (en) * 1994-07-25 1998-08-13 Canon Kabushiki Kaisha Efficient methods for the compositing of graphical elements
AUPM704294A0 (en) * 1994-07-25 1994-08-18 Canon Information Systems Research Australia Pty Ltd Method and apparatus for the creation of images
US5561755A (en) * 1994-07-26 1996-10-01 Ingersoll-Rand Company Method for multiplexing video information
US5767845A (en) * 1994-08-10 1998-06-16 Matsushita Electric Industrial Co. Multi-media information record device, and a multi-media information playback device
EP0746840B1 (fr) * 1994-12-23 2008-01-23 Nxp B.V. Systeme de traitement d'images a tampon de trame unique
IL112940A (en) * 1995-03-08 1998-01-04 Simtech Advanced Training & Si Apparatus and method for simulating a terrain and objects thereabove
JPH08320949A (ja) 1995-05-24 1996-12-03 Sega Enterp Ltd 画像処理装置及びそれを用いたゲーム装置
US5643084A (en) * 1995-09-08 1997-07-01 Basic Software Limited Partnership 95, A Limited Partnership Moving video jigsaw puzzle
EP0927406A4 (fr) 1996-03-15 2002-05-02 Zapa Digital Arts Ltd Objets graphiques informatiques programmables
US5812112A (en) * 1996-03-27 1998-09-22 Fluke Corporation Method and system for building bit plane images in bit-mapped displays
US6128726A (en) 1996-06-04 2000-10-03 Sigma Designs, Inc. Accurate high speed digital signal processor
US5818468A (en) * 1996-06-04 1998-10-06 Sigma Designs, Inc. Decoding video signals at high speed using a memory buffer
US6628247B2 (en) * 1998-04-27 2003-09-30 Lear Automotive Dearborn, Inc. Display system with latent image reduction
JP2995703B1 (ja) * 1998-10-08 1999-12-27 コナミ株式会社 画像作成装置、画像作成装置における表示場面切替方法、画像作成装置における表示場面切替プログラムが記録された可読記録媒体及びビデオゲーム装置
US6522341B1 (en) 1999-06-02 2003-02-18 Matsushita Electric Industrial Co., Ltd. Multi-layer image mixing apparatus
JP3853115B2 (ja) * 1999-08-27 2006-12-06 シャープ株式会社 画像符号化装置、画像復号化装置、画像符号化方法及び画像復号化方法
JP3350655B2 (ja) * 2000-01-25 2002-11-25 株式会社ナムコ ゲームシステム及び情報記憶媒体
US6727921B1 (en) 2000-03-20 2004-04-27 International Business Machines Corporation Mixed mode input for a graphical user interface (GUI) of a data processing system
US6894796B1 (en) 2000-05-12 2005-05-17 International Business Machines Corporation Method, system, and logic for selecting line work and control data for a pixel from multiple objects of line work data provided for the pixel
US6850338B1 (en) 2000-05-12 2005-02-01 International Business Machines Corporation Method, system, program, and data structure for generating raster objects
US6961134B1 (en) 2000-05-15 2005-11-01 International Business Machines Corporation Method, system, and logic using multiplexers to select data for pixels from multiple objects
US6449328B1 (en) 2000-05-15 2002-09-10 International Business Machines Corporation Method and apparatus for shifting data from registers
US6804411B1 (en) 2000-05-15 2004-10-12 International Business Machines Corporation Method, system, and program for decompressing and aligning line work data from multiple objects
US7394568B1 (en) 2000-05-15 2008-07-01 Infoprint Solutions Company Llc Method, system, and logic for selecting pixel data from multiple objects
US7571389B2 (en) * 2001-05-31 2009-08-04 International Business Machines Corporation System, computer-readable storage device, and method for combining the functionality of multiple text controls in a graphical user interface
US20020180793A1 (en) * 2001-05-31 2002-12-05 International Business Machines Corporation Dynamic buffering of graphic images by a platform independent application program interface
US20020191018A1 (en) * 2001-05-31 2002-12-19 International Business Machines Corporation System and method for implementing a graphical user interface across dissimilar platforms yet retaining similar look and feel
US7562306B2 (en) * 2001-05-31 2009-07-14 International Business Machines Corporation System and method for reducing memory use associated with the graphical representation of a list control
US7221407B2 (en) * 2004-01-06 2007-05-22 Sharp Laboratories Of America, Inc. Television having a java engine and a removable device port
US7746357B2 (en) * 2004-01-06 2010-06-29 Sharp Laboratories Of America, Inc. Dual-plane graphics
US8339428B2 (en) * 2005-06-16 2012-12-25 Omnivision Technologies, Inc. Asynchronous display driving scheme and display
US8019489B2 (en) * 2006-12-20 2011-09-13 The Boeing Company Methods and systems for displaying messages from a plurality of sources
US8223179B2 (en) * 2007-07-27 2012-07-17 Omnivision Technologies, Inc. Display device and driving method based on the number of pixel rows in the display
US8094951B2 (en) * 2008-02-22 2012-01-10 Himax Technologies Limited Coding system and method for a bit-plane
US8228349B2 (en) * 2008-06-06 2012-07-24 Omnivision Technologies, Inc. Data dependent drive scheme and display
US8228350B2 (en) * 2008-06-06 2012-07-24 Omnivision Technologies, Inc. Data dependent drive scheme and display
US9024964B2 (en) * 2008-06-06 2015-05-05 Omnivision Technologies, Inc. System and method for dithering video data
GB2517793B (en) * 2013-09-03 2017-06-14 Jaguar Land Rover Ltd Instrument display system

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4317114A (en) * 1980-05-12 1982-02-23 Cromemco Inc. Composite display device for combining image data and method
US4509043A (en) * 1982-04-12 1985-04-02 Tektronix, Inc. Method and apparatus for displaying images
EP0139093A2 (fr) * 1983-08-12 1985-05-02 International Business Machines Corporation Dispositif d'affichage à balayage à trame comportant plusieurs plans de mémoire
US4616336A (en) * 1983-05-11 1986-10-07 International Business Machines Corp. Independent image and annotation overlay with highlighting of overlay conflicts
US4757309A (en) * 1984-06-25 1988-07-12 International Business Machines Corporation Graphics display terminal and method of storing alphanumeric data therein

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4197590A (en) * 1976-01-19 1980-04-08 Nugraphics, Inc. Method for dynamically viewing image elements stored in a random access memory array
US4498079A (en) * 1981-08-20 1985-02-05 Bally Manufacturing Corporation Prioritized overlay of foreground objects line buffer system for a video display system
US4398189A (en) * 1981-08-20 1983-08-09 Bally Manufacturing Corporation Line buffer system for displaying multiple images in a video game
US4484187A (en) * 1982-06-25 1984-11-20 At&T Bell Laboratories Video overlay system having interactive color addressing
US4691295A (en) * 1983-02-28 1987-09-01 Data General Corporation System for storing and retreiving display information in a plurality of memory planes
US4567515A (en) * 1983-04-20 1986-01-28 Measuronics Corporation Multiple image generation and analysis system
US4554538A (en) * 1983-05-25 1985-11-19 Westinghouse Electric Corp. Multi-level raster scan display system
US4574277A (en) * 1983-08-30 1986-03-04 Zenith Radio Corporation Selective page disable for a video display
US4653020A (en) * 1983-10-17 1987-03-24 International Business Machines Corporation Display of multiple data windows in a multi-tasking system
US4634970A (en) * 1983-12-30 1987-01-06 Norland Corporation Digital waveform processing oscilloscope with distributed data multiple plane display system
JPS60220387A (ja) * 1984-04-13 1985-11-05 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション ラスタ走査表示装置
JPS6197694A (ja) * 1984-10-18 1986-05-16 日本電気ホームエレクトロニクス株式会社 表示優先制御回路
JPS6282764A (ja) * 1985-10-07 1987-04-16 Canon Inc カラ−処理システム

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4317114A (en) * 1980-05-12 1982-02-23 Cromemco Inc. Composite display device for combining image data and method
US4509043A (en) * 1982-04-12 1985-04-02 Tektronix, Inc. Method and apparatus for displaying images
US4616336A (en) * 1983-05-11 1986-10-07 International Business Machines Corp. Independent image and annotation overlay with highlighting of overlay conflicts
EP0139093A2 (fr) * 1983-08-12 1985-05-02 International Business Machines Corporation Dispositif d'affichage à balayage à trame comportant plusieurs plans de mémoire
US4757309A (en) * 1984-06-25 1988-07-12 International Business Machines Corporation Graphics display terminal and method of storing alphanumeric data therein

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0475697A1 (fr) * 1990-09-10 1992-03-18 Sony Corporation Appareil d'animation
EP0484981A2 (fr) * 1990-11-09 1992-05-13 Fuji Photo Film Co., Ltd. Dispositif de traitement de données d'image
EP0484981A3 (en) * 1990-11-09 1993-12-29 Fuji Photo Film Co Ltd Image data processing apparatus
US5426731A (en) * 1990-11-09 1995-06-20 Fuji Photo Film Co., Ltd. Apparatus for processing signals representative of a computer graphics image and a real image
NL9200299A (nl) * 1992-02-18 1993-09-16 Evert Hans Van De Waal Sr Inrichting voor het converteren en/of integreren van beeldsignalen.
CN1114190C (zh) * 1995-07-28 2003-07-09 北京新兴生物医学工程研究发展中心 在显示器上实现文字与图形的静止和滚动叠加显示的方法
EP0831425A2 (fr) * 1996-09-20 1998-03-25 SANYO ELECTRIC Co., Ltd. Méthode et appareil pour produire des images d'animation composées de points aléatoires
EP0831425A3 (fr) * 1996-09-20 1999-06-02 SANYO ELECTRIC Co., Ltd. Méthode et appareil pour produire des images d'animation composées de points aléatoires
EP0887768A2 (fr) * 1997-06-26 1998-12-30 Nec Corporation Processeur graphique et méthode de traitement graphique
US6172686B1 (en) 1997-06-26 2001-01-09 Nec Corporation Graphic processor and method for displaying a plurality of figures in motion with three dimensional overlay
CN1113317C (zh) * 1997-06-26 2003-07-02 恩益禧电子股份有限公司 图形处理器和图形处理方法
EP0887768A3 (fr) * 1997-06-26 1999-10-20 Nec Corporation Processeur graphique et méthode de traitement graphique
WO2006005407A1 (fr) 2004-07-09 2006-01-19 Volkswagen Aktiengesellschaft Dispositif d'affichage d'un vehicule et procede d'affichage de donnees
US8988319B2 (en) 2004-07-09 2015-03-24 Volkswagen Ag Display device for a vehicle and method for displaying data

Also Published As

Publication number Publication date
JPH0247774A (ja) 1990-02-16
US4951229A (en) 1990-08-21
EP0352012A3 (fr) 1990-06-13

Similar Documents

Publication Publication Date Title
US4951229A (en) Apparatus and method for managing multiple images in a graphic display system
JP2583003B2 (ja) グラフィックス表示システムにおけるイメージ表示方法、フレーム・バッファ及びグラフィックス表示システム
US5821918A (en) Video processing apparatus, systems and methods
US4933878A (en) Graphics data processing apparatus having non-linear saturating operations on multibit color data
US4979738A (en) Constant spatial data mass RAM video display system
CA1236600A (fr) Systeme d&#39;affichage a balayage de trame
US5001469A (en) Window-dependent buffer selection
US5831638A (en) Graphics display system and method for providing internally timed time-varying properties of display attributes
US5473342A (en) Method and apparatus for on-the-fly multiple display mode switching in high-resolution bitmapped graphics system
US5838336A (en) Method and system for displaying images on a display device
US20120120320A1 (en) System and method for on-the-fly key color generation
JPH02248993A (ja) 表示装置
JPH0587849B2 (fr)
JPH0850659A (ja) フルモーション動画のｎｔｓｃ式表示装置および方法
JPS61148488A (ja) デイスプレイ制御装置
JPS5830590B2 (ja) 文字図形カラ−表示システム
EP0043703A2 (fr) Dispositif de commande d&#39;un système d&#39;affichage à balayage à trame
US4093996A (en) Cursor for an on-the-fly digital television display having an intermediate buffer and a refresh buffer
EP0525986B1 (fr) Appareil à copie rapide entre des tampons de trame dans un système d&#39;affichage à double mémoire-tampon
US5231694A (en) Graphics data processing apparatus having non-linear saturating operations on multibit color data
JPH08272344A (ja) 高速画面表示装置及び方法
US5592196A (en) Picture data processing apparatus
US7400333B1 (en) Video display system with two controllers each able to scale and blend RGB and YUV surfaces
EP0145817A1 (fr) Système d&#39;affichage de données
US5847700A (en) Integrated apparatus for displaying a plurality of modes of color information on a computer output display

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19900512

17Q First examination report despatched

Effective date: 19920827

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Withdrawal date: 19930802