EP0209530A1 - Systeme d'acces a la memoire d'un multiprocesseur - Google Patents

Systeme d'acces a la memoire d'un multiprocesseur

Info

Publication number
EP0209530A1
EP0209530A1 EP19860900059 EP86900059A EP0209530A1 EP 0209530 A1 EP0209530 A1 EP 0209530A1 EP 19860900059 EP19860900059 EP 19860900059 EP 86900059 A EP86900059 A EP 86900059A EP 0209530 A1 EP0209530 A1 EP 0209530A1
Authority
EP
European Patent Office
Prior art keywords
processor
memory
multiplexer
common
priority
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
EP19860900059
Other languages
German (de)
English (en)
Inventor
Klaus Gotschlich
Gerhard Lotterbach
Egbert Perenthaler
Jan Faas Van Woudenberg
Udo Zucker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of EP0209530A1 publication Critical patent/EP0209530A1/fr
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Definitions

  • the invention is based on a multiprocessor system according to the preamble of the main claim.
  • a multiprocessor system is already known from US Pat. No. 4,164,787, in which two processors are connected to a multiplexer in such a way that the multiplexer in each case switches the entire address and data bus of a processor to a common memory.
  • the multiplexer is regularly switched synchronously with a clock generator, so that a time-division multiplex of constant switching frequency results for the access.
  • the disadvantage of this multiprocessor system is the fixed synchronism, which does not allow a processor to continuously access the memory for longer times than half a clock period of the clock. Complex procedures in the programs of the processors are therefore necessary, for example via interrupt controls, in order to ensure that a longer program is worked through correctly. Furthermore, hardware circuits are necessary to inform the respective processor that the next the multiplexer will switch.
  • the fixed switching frequency effectively reduces the service life of the memory's idress and data bus, since after switching, no access is possible on the bus lines during the settling times of the signals.
  • the multiprocessor system according to the invention with the characterizing features of the main claim has the advantage that an undisturbed access of a processor to the common memory is possible, which is only interrupted by an access request by a processor of higher priority. In this way, lengthy procedures of a processor can be carried out continuously.
  • the asynchronous coupling of the processors via the shared memory enables fast data exchange between the processors, since the multiplexer is not supplied with a fixed clock frequency. It can switch to memory immediately after a data transfer is completed so that the next processor can read the stored date.
  • This coupling which is adapted to the requirements of the processors, increases the overall throughput and the performance of the multiprocessor system according to the invention considerably.
  • the priority assignment to the individual processors is carried out in a particularly simple manner if at least the memory access signals (read, write, chip select) or the multiplexer selection signals of the processors for the common memory are fed to the priority encoder. These signals provide a sufficient and particularly simple basis for the selection logic of the priority encoder.
  • a typing Locking for the low-priority processors offers special security when two processors want to access the memory and the multiplexer at the same time and the signals - especially on the address lines of the shared memory - have not yet settled. This prevents undefined write operations in the memory.
  • connection between the processors and the address bus of the common memory is made via an address memory that can be released by the multiplexer and, moreover, if the connection between the processors and the data bus of the shared memory are guided via transceivers that can be released by the multiplexer.
  • the circuitry complexity for the multiplexer is also reduced, since only the enable lines for address memory and transceiver have to be switched to assign a processor.
  • FIG. 1 An embodiment of the invention is shown in the drawing and explained in more detail in the following description.
  • the sole figure shows a multiprocessor system with two processors, which is used as a control device in a motor vehicle for controlling the injection.
  • the figure shows two microprocessors 1, 2, of which the first microprocessor 1 represents the master processor, the second microprocessor 2 the slave processes sor.
  • the processors 1, 2 are each connected to a multiplexer 3 and a common memory 4.
  • the processor 1 is connected via an address memory 5 and the processor 2 via an address memory 6 to the address bus 4 1 of the memory 4.
  • the processor 1 is connected to the data bus 42 of the memory 4 via a transceiver 7 and the processor 2 via a transceiver 8.
  • a priority encoder 9 connects the processor 1 and the processor 2 to the multiplexer 3.
  • a write lock 10 is inserted between the processor 2 and the multiplexer 3.
  • the master processor 1 is connected with a port P1 to a bus 51, which leads to the address memory 4 and the transceiver 7.
  • the address memory 5 is activated via a line 53 by a signal at an output ALE1 (address latch enable).
  • the slave processor 2 is connected completely symmetrically with a port P2 to a bus 61, which leads to the address memory 6 and the transceiver 8.
  • the address memory 6 is activated via a line 63 by a signal at an output ALE2.
  • the outputs of the address memories 5, 6 are connected via an address bus 41 to the address input A of the common memory 4.
  • the associated data are transmitted via a data bus 42, which is connected between the transceivers 7, 8 and the common memory 4.
  • the write signal WR1 and the read signal RD1 of the master processor 1 are routed to the multiplexer 3.
  • the multiplexer selection signals MS1 of the master processor 1 and MS2 of the slave processor 2 are routed to the priority encoder 9, which activates the multiplexer 3 via a line 91 and the write lock 10 and an input BUSY of the slave processor 2 via a line 92 speaks.
  • the multiplexer 3 controls the transceiver 7 or 8 via a line 71 or 81 and the address memory 5 or 6 via a line 52 or 62.
  • the memory 4 is controlled by the multiplexer 3 via a line 43.
  • This two-processor system is used in a control unit for a motor vehicle, in which the master processor 1 receives operating data 11 from the internal combustion engine.
  • the master processor 1 controls the ignition of the internal combustion engine from the rotational speed n, the load L and the temperature T and calculates default data for the injection.
  • the slave processor 2 is used to control an injection device 12, wherein it separately and sequentially measures the required injection quantities at the correct injection times for each cylinder of the internal combustion engine. For this purpose, he receives operating data 13 from the internal combustion engine, e.g. the delivery pressure of the petrol pump.
  • the coupling between master processor 1 and slave processor 2 via the common memory 4 serves to transmit the control specifications and reciprocal transmission of operating data.
  • the coupling is designed so that the master processor 1 can access the common memory 4 as if the slave processor 2 were not present at all.
  • the slave processor 2, on the other hand, is interrupted when the shared memory 4 is accessed, or access is not even made possible when the master processor 1 accesses.
  • the multiplexer 3 When a data is transferred from the master processor 1 to the common memory 4, the multiplexer 3 is first activated by a signal MS1 via the priority encoder 9 and the address of the memory location is placed on the port P1. After address memory 5 is released via line 52 by setting the signal ALE1, the address is loaded into the address memory 5 and held there by withdrawing the signal ALE1. The date is then applied to port P1 and the transceiver 7 is activated by multiplexer 3 via line 71. The data is sent from port P1 to transceiver 7, the direction of transmission of which is determined by signal RD1. The memory 4 is now released for writing by a signal on line 43.
  • the multiplexer 3 releases the transceiver 7, so that the data present at the port P1 can be written into the associated address in the memory 4.
  • the reading process by the master processor 1 takes place in a manner equivalent to the writing process.
  • the priority encoder 9 is addressed first. This forms a signal for the write lock 10, which immediately interrupts write access by the slave processor 2 to the multiplexer 3 or blocks a future access request. For this purpose, this signal is routed to a BUSY input of slave processor 2. This input is queried by the slave processor 2 after each access to the shared memory 4. If there is a signal from the priority encoder 9, the access is repeated as soon as the write lock 10 is released again.
  • the slave processor 2 can freely access the memory 4, the functional sequence in the address memory 6 and in the transceiver 8 being completely identical to the functional sequence in the address memory 5 and in the transceiver 7 when the master processor 1 accesses it.
  • the processor 4 is accessed while the memory 4 is being accessed, active, the priority encoder 9 is immediately activated by the signal MS1 and the write lock 10 is switched on.
  • the multiplexer 3 withdraws the releases for the address memory 6 and the transceiver 8, so that their inputs and outputs to the buses 4 1, 42 of the common memory 4 become high-resistance.
  • the signal at the BUSY input tells the slave processor 2 in time that no information is lost.
  • the slave processor 2 repeats its interrupted access until the BUSY signal is withdrawn.
  • processors can be coupled via a common memory.
  • each processor is assigned an address memory and a transceiver, which are controlled by a common multiplexer.
  • a priority encoder then blocks the lower priority processors from accessing the shared memory when a higher priority processor accesses them.
  • it depends on the type of modules used, which control signals are present, whether there are separate write and read signals from the processors, whether there is a common clock of the processors, so that work synchronously but perform asynchronous access to the common memory. It is also possible to connect processors of different types in the manner according to the invention via a common memory.
  • Multiplexers and priority encoders can be constructed in discrete logic, which is assigned to each processor in terms of hardware and can also be implemented in software there. By exchanging control bytes, the processors can be mutually checked with one another.
  • the multiprocessor system according to the invention can be simplified even further by using modules suitable for this purpose.
  • the address memories can be omitted if the shared memory already has an address memory.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)

Abstract

Système multiprocesseur avec un multiplexeur (3) commun et une mémoire (4) commune, travaillant de manière asynchrone. Pour cela, le multiplexeur débloque selon la demande du processeur (1, 2) un transcepteur correspondant (7, 8) pour la donnée et une mémoire adresse (5, 6) pour l'adresse. Un codeur de priorité (9) garantit qu'un seul processeur à la fois a accès à la mémoire commune.
EP19860900059 1985-01-28 1985-12-14 Systeme d'acces a la memoire d'un multiprocesseur Ceased EP0209530A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19853502721 DE3502721A1 (de) 1985-01-28 1985-01-28 Multiprozessorsystem
DE3502721 1985-01-28

Publications (1)

Publication Number Publication Date
EP0209530A1 true EP0209530A1 (fr) 1987-01-28

Family

ID=6260937

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19860900059 Ceased EP0209530A1 (fr) 1985-01-28 1985-12-14 Systeme d'acces a la memoire d'un multiprocesseur

Country Status (6)

Country Link
EP (1) EP0209530A1 (fr)
JP (1) JPS62501656A (fr)
AU (1) AU574884B2 (fr)
BR (1) BR8507171A (fr)
DE (1) DE3502721A1 (fr)
WO (1) WO1986004434A1 (fr)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4987530A (en) * 1985-11-15 1991-01-22 Data General Corp. Input/output controller for a data processing system
FR2611396B1 (fr) * 1987-02-27 1991-10-11 Trt Telecom Radio Electr Dispositif pour permettre a deux systemes de traitement d'informations l'acces a un circuit commun
BE1001383A7 (fr) * 1987-12-07 1989-10-17 Electronique Et Telecomm Bell Dispositif a acces multiples.
GB2215874A (en) * 1988-03-23 1989-09-27 Benchmark Technologies Arbitration system
US5111530A (en) * 1988-11-04 1992-05-05 Sony Corporation Digital audio signal generating apparatus
DE3923872A1 (de) * 1989-07-19 1991-01-24 Philips Patentverwaltung Schaltungsanordnung zum steuern des zugriffs auf einen speicher
CA2038404C (fr) * 1990-05-16 1995-08-22 Neil C. Griffen Methode et appareil de pesage a compensation d'hysteresis
DE4139011A1 (de) * 1990-11-27 1992-06-04 Jatco Corp Speichereinrichtung fuer steuereinheit eines kraftfahrzeuges
DE4117393A1 (de) * 1991-05-28 1992-12-03 Kloeckner Humboldt Deutz Ag Einrichtung zur steuerung der kraftstoffeinspritzung einer brennkraftmaschine
FR2692698A1 (fr) * 1992-06-19 1993-12-24 Sgs Thomson Microelectronics Procédé pour partager une mémoire à accès direct entre deux processeurs asynchrones et circuit électronique pour la mise en Óoeuvre de ce procédé.

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4152764A (en) * 1977-03-16 1979-05-01 International Business Machines Corporation Floating-priority storage control for processors in a multi-processor system
IT1126475B (it) * 1979-12-03 1986-05-21 Honeywell Inf Systems Apparato di comunicazione tra piu' processori
US4415972A (en) * 1980-12-29 1983-11-15 Sperry Corporation Dual port memory interlock
US4484273A (en) * 1982-09-03 1984-11-20 Sequoia Systems, Inc. Modular computer system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO8604434A1 *

Also Published As

Publication number Publication date
AU5236086A (en) 1986-08-13
DE3502721A1 (de) 1986-07-31
BR8507171A (pt) 1987-07-14
AU574884B2 (en) 1988-07-14
WO1986004434A1 (fr) 1986-07-31
JPS62501656A (ja) 1987-07-02

Similar Documents

Publication Publication Date Title
EP0050304B1 (fr) Système multiprocesseur avec détermination du processeur obtenant le résultat le plus faible
DE3938018C2 (fr)
EP0179936A1 (fr) Méthode et dispositif pour le contrôle d'un bus en commun
DE102015214915B4 (de) Flexibles Scheduling-Verfahren und Scheduling-Vorrichtung bei einer LIN-Kommunikation
DE3502147C2 (fr)
DE3049774C2 (fr)
EP0050305B1 (fr) Dispositif pour la commande d'accès de processeurs sur une ligne de données
DE2237672A1 (de) Fehlerpruef- und fehlerdiagnoseeinrichtung in einer elektronischen datenverarbeitungsanlage und verfahren zu deren betrieb
EP0209530A1 (fr) Systeme d'acces a la memoire d'un multiprocesseur
DE4129287A1 (de) Elektronisches steuerungssystem fuer ein motorfahrzeug
EP0062141B1 (fr) Circuit pour l'entrée de signaux de commande d'exécution dans un système de micro-ordinateur
EP0739509B1 (fr) Configuration a unites maitre-esclave
DE19950255B4 (de) Mikroprozessor
DE102006009034B3 (de) Verfahren zum Betreiben eines Bussystems sowie Halbleiter-Bauelement, insbesondere Mikroprozessor- bzw. Mikrocontroller
DE60211874T2 (de) Anordnung von zwei Geräten, verbunden durch einen Kreuzvermittlungsschalter
DE4416879B4 (de) Steuergerät mit Mitteln zur Umschaltung zwischen zwei Datenleitungen
DE102018123563B4 (de) Verfahren zur Zwischenkernkommunikation in einem Mehrkernprozessor
EP1121646B1 (fr) Bus de donnees et procede pour faire communiquer deux modules au moyen d'un tel bus de donnees
EP0562151A1 (fr) Microprocesseur intégré
DE10027845A1 (de) Controller für Warteschlangen-Datenports in mikroprozessorbasierten Motorsteuerungen
DE2749226A1 (de) Datenaustauschsteuerung fuer zwei mikrocomputer
DE102022208383A1 (de) Verfahren zum Durchführen einer Datenübertragung
EP0301160A2 (fr) Système à deux microprocesseurs et mémoire écriture/lecture partagée
DE102016205965A1 (de) Mikrocontroller, Steuergerät und Kraftfahrzeug
DE2359036C2 (de) Vorrichtung zum Koppeln eines Zentralspeichers mit mehreren Rechenanlagen

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19860806

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IT

RIN1 Information on inventor provided before grant (corrected)

Inventor name: VAN WOUDENBERG, JAN, FAAS

Inventor name: ZUCKER, UDO

Inventor name: LOTTERBACH, GERHARD

Inventor name: GOTSCHLICH, KLAUS

Inventor name: PERENTHALER, EGBERT

17Q First examination report despatched

Effective date: 19881007

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN REFUSED

18R Application refused

Effective date: 19890625

RIN1 Information on inventor provided before grant (corrected)

Inventor name: LOTTERBACH, GERHARD

Inventor name: ZUCKER, UDO

Inventor name: VAN WOUDENBERG, JAN, FAAS

Inventor name: GOTSCHLICH, KLAUS

Inventor name: PERENTHALER, EGBERT