DE69939050D1 - Fehlerkorrekturverfahren und Speichersteuergerät in einer Datenverarbeitungsvorrichtung - Google Patents
Fehlerkorrekturverfahren und Speichersteuergerät in einer DatenverarbeitungsvorrichtungInfo
- Publication number
- DE69939050D1 DE69939050D1 DE69939050T DE69939050T DE69939050D1 DE 69939050 D1 DE69939050 D1 DE 69939050D1 DE 69939050 T DE69939050 T DE 69939050T DE 69939050 T DE69939050 T DE 69939050T DE 69939050 D1 DE69939050 D1 DE 69939050D1
- Authority
- DE
- Germany
- Prior art keywords
- address
- data processing
- processing device
- error correction
- memory controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
- G06F11/2007—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication media
- G06F11/201—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication media between storage system components
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
- G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/079—Root cause analysis, i.e. error or fault diagnosis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
- G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Biomedical Technology (AREA)
- Hardware Redundancy (AREA)
- Debugging And Monitoring (AREA)
- Bus Control (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP35725498A JP4132322B2 (ja) | 1998-12-16 | 1998-12-16 | 記憶制御装置およびその制御方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE69939050D1 true DE69939050D1 (de) | 2008-08-21 |
Family
ID=18453188
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69939050T Expired - Fee Related DE69939050D1 (de) | 1998-12-16 | 1999-09-02 | Fehlerkorrekturverfahren und Speichersteuergerät in einer Datenverarbeitungsvorrichtung |
Country Status (4)
Country | Link |
---|---|
US (1) | US7302606B2 (de) |
EP (1) | EP1011047B1 (de) |
JP (1) | JP4132322B2 (de) |
DE (1) | DE69939050D1 (de) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003288279A (ja) | 2002-03-28 | 2003-10-10 | Hitachi Ltd | 記憶装置間の障害検出方法、及びこれに用いられる記憶装置 |
US7565566B2 (en) * | 2003-04-23 | 2009-07-21 | Dot Hill Systems Corporation | Network storage appliance with an integrated switch |
US7627780B2 (en) | 2003-04-23 | 2009-12-01 | Dot Hill Systems Corporation | Apparatus and method for deterministically performing active-active failover of redundant servers in a network storage appliance |
US7401254B2 (en) * | 2003-04-23 | 2008-07-15 | Dot Hill Systems Corporation | Apparatus and method for a server deterministically killing a redundant server integrated within the same network storage appliance chassis |
US7676600B2 (en) * | 2003-04-23 | 2010-03-09 | Dot Hill Systems Corporation | Network, storage appliance, and method for externalizing an internal I/O link between a server and a storage controller integrated within the storage appliance chassis |
JP4454299B2 (ja) * | 2003-12-15 | 2010-04-21 | 株式会社日立製作所 | ディスクアレイ装置及びディスクアレイ装置の保守方法 |
US7450959B2 (en) * | 2003-12-31 | 2008-11-11 | Qualcomm Incorporated | Wireless multiprocessor system-on-chip with unified memory and fault inhibitor |
JP4585217B2 (ja) * | 2004-03-29 | 2010-11-24 | 株式会社日立製作所 | ストレージシステムおよびその制御方法 |
JP2006244123A (ja) * | 2005-03-03 | 2006-09-14 | Fujitsu Ltd | データストレージシステム及びデータストレージ制御装置 |
JP4461485B2 (ja) * | 2005-04-05 | 2010-05-12 | 株式会社ジェイテクト | 分散制御装置 |
JP4645278B2 (ja) * | 2005-04-15 | 2011-03-09 | ソニー株式会社 | 光信号処理装置 |
US7590885B2 (en) * | 2005-04-26 | 2009-09-15 | Hewlett-Packard Development Company, L.P. | Method and system of copying memory from a source processor to a target processor by duplicating memory writes |
JP4414399B2 (ja) * | 2006-01-30 | 2010-02-10 | 富士通株式会社 | ディスク制御装置 |
US8055856B2 (en) * | 2008-03-24 | 2011-11-08 | Nvidia Corporation | Lock mechanism to enable atomic updates to shared memory |
JP5966243B2 (ja) | 2010-12-20 | 2016-08-10 | 富士通株式会社 | ストレージ装置及びストレージ装置の制御方法 |
WO2013088473A1 (en) * | 2011-12-14 | 2013-06-20 | Hitachi, Ltd. | Storage system and method for controlling memory in storage system |
US20150248320A1 (en) * | 2014-02-28 | 2015-09-03 | Red Hat Israel, Ltd. | Host-storage connectivity monitoring |
US10528435B2 (en) * | 2017-05-08 | 2020-01-07 | International Business Machines Corporation | Performance efficient time locks on data in a storage controller |
US10514859B2 (en) | 2017-05-08 | 2019-12-24 | International Business Machines Corporation | Reduction of processing overhead for point in time copy to allow access to time locked data |
US10489080B2 (en) | 2017-05-08 | 2019-11-26 | International Business Machines Corporation | Point in time copy of time locked data in a storage controller |
US10514721B2 (en) | 2017-05-08 | 2019-12-24 | International Business Machines Corporation | Validation of clock to provide security for time locked data |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3623014A (en) | 1969-08-25 | 1971-11-23 | Control Data Corp | Computer communications system |
US5680574A (en) * | 1990-02-26 | 1997-10-21 | Hitachi, Ltd. | Data distribution utilizing a master disk unit for fetching and for writing to remaining disk units |
US5155845A (en) | 1990-06-15 | 1992-10-13 | Storage Technology Corporation | Data storage system for providing redundant copies of data on different disk drives |
US5638506A (en) | 1991-04-08 | 1997-06-10 | Storage Technology Corporation | Method for logically isolating a cache memory bank from a memory bank group |
US5392425A (en) * | 1991-08-30 | 1995-02-21 | International Business Machines Corporation | Channel-initiated retry and unit check for peripheral devices |
JP2777301B2 (ja) | 1992-01-07 | 1998-07-16 | 三菱電機株式会社 | 記録装置 |
US5581724A (en) | 1992-10-19 | 1996-12-03 | Storage Technology Corporation | Dynamically mapped data storage subsystem having multiple open destage cylinders and method of managing that subsystem |
US5572694A (en) * | 1992-11-25 | 1996-11-05 | Fujitsu Limited | Virtual system for detecting access paths belonging to same group from plurality of access paths to reach device designated by command with reference to table |
US5771367A (en) * | 1992-12-17 | 1998-06-23 | International Business Machines Corporation | Storage controller and method for improved failure recovery using cross-coupled cache memories and nonvolatile stores |
US5473752A (en) | 1993-03-17 | 1995-12-05 | Detector Electronics Corporation | Fault isolation circuit |
US5390326A (en) | 1993-04-30 | 1995-02-14 | The Foxboro Company | Local area network with fault detection and recovery |
JP3264465B2 (ja) * | 1993-06-30 | 2002-03-11 | 株式会社日立製作所 | 記憶システム |
US5790775A (en) * | 1995-10-23 | 1998-08-04 | Digital Equipment Corporation | Host transparent storage controller failover/failback of SCSI targets and associated units |
JP3628777B2 (ja) * | 1995-10-30 | 2005-03-16 | 株式会社日立製作所 | 外部記憶装置 |
US6032271A (en) | 1996-06-05 | 2000-02-29 | Compaq Computer Corporation | Method and apparatus for identifying faulty devices in a computer system |
JP3581765B2 (ja) | 1996-09-20 | 2004-10-27 | 株式会社日立コミュニケーションテクノロジー | 複合リング形ネットワークシステムにおけるパス切替方法及び装置 |
US5890219A (en) | 1996-11-27 | 1999-03-30 | Emc Corporation | Redundant writing of data to cached storage system |
US5862308A (en) * | 1996-12-03 | 1999-01-19 | Bull Hn Information Systems Inc. | Fault intercept and resolution process independent of operating system |
-
1998
- 1998-12-16 JP JP35725498A patent/JP4132322B2/ja not_active Expired - Fee Related
-
1999
- 1999-09-02 DE DE69939050T patent/DE69939050D1/de not_active Expired - Fee Related
- 1999-09-02 EP EP99117283A patent/EP1011047B1/de not_active Expired - Lifetime
-
2003
- 2003-06-23 US US10/600,828 patent/US7302606B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP1011047A2 (de) | 2000-06-21 |
JP4132322B2 (ja) | 2008-08-13 |
JP2000181887A (ja) | 2000-06-30 |
US20040153691A1 (en) | 2004-08-05 |
EP1011047B1 (de) | 2008-07-09 |
US7302606B2 (en) | 2007-11-27 |
EP1011047A3 (de) | 2006-07-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69939050D1 (de) | Fehlerkorrekturverfahren und Speichersteuergerät in einer Datenverarbeitungsvorrichtung | |
EP0315209B1 (de) | Mikrorechner mit Speicher | |
WO1999012102A8 (en) | A multiprocessing system including cluster optimization mechanisms | |
US5694573A (en) | Shared L2 support for inclusion property in split L1 data and instruction caches | |
JPH0216669A (ja) | セキュリティ方式 | |
EP0798620A2 (de) | Verfahren und Vorrichtung zur Sicherheitserhöhung und Diebstahlabhaltung von VLSI- und ULSI-Bauelementen | |
WO1998049628A3 (en) | Method for preventing buffer deadlock in dataflow computations | |
DE69228090D1 (de) | Datenverarbeitungs-System und -Verfahren mit sperrbaren Speichergebieten | |
JPH11272560A (ja) | 集積回路 | |
AU1035688A (en) | Efficient address test for large memories | |
CA2255584A1 (en) | Method for testing and mitigating shared memory contention in multi-processor systems | |
DE3766845D1 (de) | Datenverarbeitungsanordnung, ein mit einer koinzidenzschaltung ausgestattetes speichergeraet beinhaltend, das in einen fehlererkennungsmodus und einen koinzidenzmodus umgeschaltet werden kann und verfahren hierfuer. | |
KR20020013772A (ko) | 멀티포트 캐쉬 메모리 | |
US10839877B1 (en) | Register protection circuit for hardware IP modules | |
US7610611B2 (en) | Prioritized address decoder | |
ATE195382T1 (de) | Multiprozessorsystem und verfahren | |
EP0142819B1 (de) | Zugriffsteuerungsanordnung für einen Speicher mit Hardware- und Softwarebereichen | |
US20020088997A1 (en) | Integrated circuit and circuit configuration for supplying power to an integrated circuit | |
KR100367635B1 (ko) | 신호처리장치 | |
CN1103965C (zh) | 半导体集成电路的监视电路 | |
JPS6329859A (ja) | 記憶保護装置 | |
JPS61107454A (ja) | バスロツク防止方式 | |
JPS6035694B2 (ja) | 主記憶保護方式 | |
JPS63143649A (ja) | 外来ノイズによる誤動作防止方式 | |
KR0171771B1 (ko) | 컴퓨터 시스템에 있어서 어드레스 버스 잠금 제어장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |