DE3766845D1 - Datenverarbeitungsanordnung, ein mit einer koinzidenzschaltung ausgestattetes speichergeraet beinhaltend, das in einen fehlererkennungsmodus und einen koinzidenzmodus umgeschaltet werden kann und verfahren hierfuer. - Google Patents
Datenverarbeitungsanordnung, ein mit einer koinzidenzschaltung ausgestattetes speichergeraet beinhaltend, das in einen fehlererkennungsmodus und einen koinzidenzmodus umgeschaltet werden kann und verfahren hierfuer.Info
- Publication number
- DE3766845D1 DE3766845D1 DE8787200107T DE3766845T DE3766845D1 DE 3766845 D1 DE3766845 D1 DE 3766845D1 DE 8787200107 T DE8787200107 T DE 8787200107T DE 3766845 T DE3766845 T DE 3766845T DE 3766845 D1 DE3766845 D1 DE 3766845D1
- Authority
- DE
- Germany
- Prior art keywords
- coincidence
- mode
- coincence
- operations
- error protection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000001514 detection method Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Storage Device Security (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8600217A NL8600217A (nl) | 1986-01-30 | 1986-01-30 | Dataverwerkende inrichting bevattende een geheugeninrichting voorzien van een coincidentieschakeling die in een foutherkennings- en een coincidentiemode schakelbaar is. |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3766845D1 true DE3766845D1 (de) | 1991-02-07 |
Family
ID=19847490
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8787200107T Expired - Lifetime DE3766845D1 (de) | 1986-01-30 | 1987-01-26 | Datenverarbeitungsanordnung, ein mit einer koinzidenzschaltung ausgestattetes speichergeraet beinhaltend, das in einen fehlererkennungsmodus und einen koinzidenzmodus umgeschaltet werden kann und verfahren hierfuer. |
Country Status (5)
Country | Link |
---|---|
US (1) | US4811347A (de) |
EP (1) | EP0234617B1 (de) |
JP (1) | JPS62182954A (de) |
DE (1) | DE3766845D1 (de) |
NL (1) | NL8600217A (de) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4908521A (en) * | 1987-01-06 | 1990-03-13 | Visa International Service Association | Transaction approval system |
JP2595277B2 (ja) * | 1988-01-12 | 1997-04-02 | 株式会社日立製作所 | メモリ管理装置 |
US4989210A (en) * | 1988-08-30 | 1991-01-29 | Unisys Corporation | Pipelined address check bit stack controller |
US5263147A (en) * | 1991-03-01 | 1993-11-16 | Hughes Training, Inc. | System for providing high security for personal computers and workstations |
US5193180A (en) * | 1991-06-21 | 1993-03-09 | Pure Software Inc. | System for modifying relocatable object code files to monitor accesses to dynamically allocated memory |
SE503589C2 (sv) * | 1994-02-10 | 1996-07-15 | Ericsson Telefon Ab L M | Förfarande och anordning för övervakning av ett minne |
US5613063A (en) * | 1994-07-01 | 1997-03-18 | Digital Equipment Corporation | Method and apparatus for checking validity of memory operations |
FR2723222B1 (fr) * | 1994-07-27 | 1996-09-27 | Sextant Avionique Sa | Procede et dispositif de securisation du deroulement de sequences lineaires d'ordres executes par unprocesseur |
US5727167A (en) * | 1995-04-14 | 1998-03-10 | International Business Machines Corporation | Thresholding support in performance monitoring |
US6851074B2 (en) * | 2001-04-30 | 2005-02-01 | Hewlett-Packard Development Company | System and method for recovering from memory failures in computer systems |
US20030226090A1 (en) * | 2002-05-28 | 2003-12-04 | Thayer Larry Jay | System and method for preventing memory access errors |
US7127498B2 (en) * | 2002-09-16 | 2006-10-24 | Hewlett-Packard Development Company, L.P. | Software application domain and storage domain constraining process and method |
JP4788117B2 (ja) * | 2004-07-27 | 2011-10-05 | アイシン精機株式会社 | メモリへのデータ保持方法 |
US10621336B2 (en) * | 2015-09-26 | 2020-04-14 | Intel Corporation | Technologies for software attack detection using encoded access intent |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3427443A (en) * | 1965-04-08 | 1969-02-11 | Ibm | Instruction execution marker for testing computer programs |
US3982111A (en) * | 1975-08-04 | 1976-09-21 | Bell Telephone Laboratories, Incorporated | Memory diagnostic arrangement |
DE3404782A1 (de) * | 1984-02-10 | 1985-08-14 | Nixdorf Computer Ag, 4790 Paderborn | Verfahren und schaltungsanordnung zum pruefen eines programms in datenverarbeitungsanlagen |
US4689772A (en) * | 1985-10-30 | 1987-08-25 | International Business Machines Corporation | Read complete test technique for memory arrays |
-
1986
- 1986-01-30 NL NL8600217A patent/NL8600217A/nl not_active Application Discontinuation
-
1987
- 1987-01-26 DE DE8787200107T patent/DE3766845D1/de not_active Expired - Lifetime
- 1987-01-26 EP EP87200107A patent/EP0234617B1/de not_active Expired
- 1987-01-29 US US07/008,672 patent/US4811347A/en not_active Expired - Lifetime
- 1987-01-30 JP JP62018742A patent/JPS62182954A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0234617A1 (de) | 1987-09-02 |
JPS62182954A (ja) | 1987-08-11 |
NL8600217A (nl) | 1987-08-17 |
US4811347A (en) | 1989-03-07 |
EP0234617B1 (de) | 1991-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3766845D1 (de) | Datenverarbeitungsanordnung, ein mit einer koinzidenzschaltung ausgestattetes speichergeraet beinhaltend, das in einen fehlererkennungsmodus und einen koinzidenzmodus umgeschaltet werden kann und verfahren hierfuer. | |
ATE83567T1 (de) | Computeranordnungen mit cache-speichern. | |
SE7704963L (sv) | Nyckelregisterstyrt accessystem | |
DE3689128T2 (de) | Halbleiterspeichergerät mit einer Korrekturfunktion. | |
EP0180821A3 (en) | A method of detecting addressing errors in a catalogued memory, and catalogued memory using same | |
FR2501891B1 (fr) | Memoire semi-conductrice autocorrectrice d'erreurs | |
ATE71763T1 (de) | Schaltungsanordnung und verfahren zum testen von speicherzellen. | |
JPS5693189A (en) | Field programable element | |
DE3486054T2 (de) | Fehlertolerante speicheranordnung. | |
KR880000960A (ko) | 반도체 메모리 | |
FR2374690B1 (de) | ||
GB1386227A (en) | Memory arrangement for a computer | |
DE3684975D1 (de) | Verfahren und schaltungsanordnung zum inhaltsgesteuerten adressieren eines speichers. | |
BR8205588A (pt) | Sistema de processamento de erro de armazenamento de chave | |
ES2038928B1 (es) | Sistema de tratamiento de acceso en procesador de informacion. | |
FR2379880A1 (fr) | Systeme de correction d'erreurs pour une memoire a acces selectif | |
JPS59154698A (ja) | 制御記憶の保護方式 | |
JPS54101626A (en) | Anomaly detection circuit for memory device | |
JPS63123146A (ja) | 高速アドレス変換装置 | |
JPS5730195A (en) | Data processor | |
JPS61214040A (ja) | メモリのパリテイ回路 | |
JPS5464442A (en) | Defective bit discriminating circuit of erase type | |
JPS54142022A (en) | Information processor | |
JPS6460899A (en) | Random access memory | |
JPS53115139A (en) | Character signal generator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: DIGITAL EQUIPMENT CORP., MAYNARD, MASS., US |
|
8328 | Change in the person/name/address of the agent |
Free format text: BETTEN, J., DIPL.-ING. RESCH, M., DIPL.-PHYS., PAT.-ANWAELTE, 8000 MUENCHEN |
|
8339 | Ceased/non-payment of the annual fee |