DE69818227D1 - Antisicherung gegrundet auf einem silicid-polysilicium-bipolartransistor - Google Patents
Antisicherung gegrundet auf einem silicid-polysilicium-bipolartransistorInfo
- Publication number
- DE69818227D1 DE69818227D1 DE69818227T DE69818227T DE69818227D1 DE 69818227 D1 DE69818227 D1 DE 69818227D1 DE 69818227 T DE69818227 T DE 69818227T DE 69818227 T DE69818227 T DE 69818227T DE 69818227 D1 DE69818227 D1 DE 69818227D1
- Authority
- DE
- Germany
- Prior art keywords
- antifuse
- bipolar transistor
- resulting
- polysilicium
- silicide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000010953 base metal Substances 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 abstract 1
- 239000002184 metal Substances 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 1
- 229920005591 polysilicon Polymers 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/082—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/102—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including bipolar components
- H01L27/1022—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including bipolar components including bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Bipolar Transistors (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA002197627A CA2197627C (en) | 1997-02-14 | 1997-02-14 | Antifuse based on silicided single polysilicon bipolar transistor |
CA2197627 | 1997-02-14 | ||
PCT/CA1998/000114 WO1998036453A1 (en) | 1997-02-14 | 1998-02-13 | Antifuse based on silicided polysilicon bipolar transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69818227D1 true DE69818227D1 (de) | 2003-10-23 |
DE69818227T2 DE69818227T2 (de) | 2004-04-08 |
Family
ID=4159940
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69818227T Expired - Fee Related DE69818227T2 (de) | 1997-02-14 | 1998-02-13 | Antisicherung gegrundet auf einem silicid-polysilicium-bipolartransistor |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP0960439B1 (de) |
JP (1) | JP2001511949A (de) |
AT (1) | ATE250281T1 (de) |
AU (1) | AU5979098A (de) |
CA (1) | CA2197627C (de) |
DE (1) | DE69818227T2 (de) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7679426B2 (en) | 2005-01-19 | 2010-03-16 | Hewlett-Packard Development Company, L.P. | Transistor antifuse device |
JP5109235B2 (ja) * | 2005-04-27 | 2012-12-26 | 株式会社日立製作所 | 半導体装置 |
-
1997
- 1997-02-14 CA CA002197627A patent/CA2197627C/en not_active Expired - Fee Related
-
1998
- 1998-02-13 AU AU59790/98A patent/AU5979098A/en not_active Abandoned
- 1998-02-13 EP EP98902912A patent/EP0960439B1/de not_active Expired - Lifetime
- 1998-02-13 JP JP53519198A patent/JP2001511949A/ja not_active Ceased
- 1998-02-13 DE DE69818227T patent/DE69818227T2/de not_active Expired - Fee Related
- 1998-02-13 AT AT98902912T patent/ATE250281T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
AU5979098A (en) | 1998-09-08 |
JP2001511949A (ja) | 2001-08-14 |
CA2197627C (en) | 2006-01-03 |
EP0960439A1 (de) | 1999-12-01 |
ATE250281T1 (de) | 2003-10-15 |
EP0960439B1 (de) | 2003-09-17 |
CA2197627A1 (en) | 1998-08-14 |
DE69818227T2 (de) | 2004-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0197955A1 (de) | Verfahren zum trimmen eines widerstandes durch metallmigration. | |
DE69322963T2 (de) | Eine integrierte Vorrichtung mit einem bipolaren Transistor und einem MOSFET Transistor in Emittorschaltungsanordnung | |
US3733690A (en) | Double junction read only memory and process of manufacture | |
JP2852391B2 (ja) | フューズ溶断装置 | |
KR860007750A (ko) | 반도체 장치 | |
CN102760719A (zh) | 集成电路装置的反熔丝组件 | |
DE69020461T2 (de) | Halbleiterspeichergerät und Verfahren zu dessen Herstellung. | |
ATE250281T1 (de) | Antisicherung gegrundet auf einem silicid- polysilicium-bipolartransistor | |
US7071533B1 (en) | Bipolar junction transistor antifuse | |
KR880002270A (ko) | 대규모 집적회로용 보호회로 | |
KR970051073A (ko) | 반도체 장치의 전압클램프회로 | |
US4153883A (en) | Electrically alterable amplifier configurations | |
EP0352769A2 (de) | Eingangsschutzschaltung für MOS-Vorrichtung | |
KR940007975B1 (ko) | 사용회로의 전기적 파라미터 변경 장치 | |
KR970012689A (ko) | 바이폴라 트랜지스터 정전압원 회로 | |
JPS58123759A (ja) | 半導体記憶装置 | |
JPS63299139A (ja) | ヒュ−ズ溶断方法 | |
JP2005260143A (ja) | 半導体出力回路 | |
JPS58161375A (ja) | 絶縁ゲ−ト形電界効果半導体集積回路の入力保護回路 | |
KR970055465A (ko) | 제너 재핑 회로 | |
KR960032715A (ko) | 피드백에 의해 트랜지스터의 동작전류를 안정화하기 위한 접적가능한 회로 | |
KR910010742A (ko) | 반도체 집적회로장치 | |
JPS6455017A (en) | Protective circuit device for integrated circuit | |
US7292066B2 (en) | One-time programmable circuit exploiting BJT hFE degradation | |
KR970030796A (ko) | 전원단자의 정전기 보호회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |