DE69619751D1 - Halbleiterspeicheranordnung mit seriellem Zugrifftor - Google Patents

Halbleiterspeicheranordnung mit seriellem Zugrifftor

Info

Publication number
DE69619751D1
DE69619751D1 DE69619751T DE69619751T DE69619751D1 DE 69619751 D1 DE69619751 D1 DE 69619751D1 DE 69619751 T DE69619751 T DE 69619751T DE 69619751 T DE69619751 T DE 69619751T DE 69619751 D1 DE69619751 D1 DE 69619751D1
Authority
DE
Germany
Prior art keywords
memory device
semiconductor memory
serial access
access gate
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69619751T
Other languages
English (en)
Other versions
DE69619751T2 (de
Inventor
Shotaro Kobayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Memory Japan Ltd
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69619751D1 publication Critical patent/DE69619751D1/de
Publication of DE69619751T2 publication Critical patent/DE69619751T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1036—Read-write modes for single port memories, i.e. having either a random port or a serial port using data shift registers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
DE69619751T 1995-09-18 1996-08-02 Halbleiterspeicheranordnung mit seriellem Zugrifftor Expired - Lifetime DE69619751T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7238019A JP2783214B2 (ja) 1995-09-18 1995-09-18 半導体メモリ装置

Publications (2)

Publication Number Publication Date
DE69619751D1 true DE69619751D1 (de) 2002-04-18
DE69619751T2 DE69619751T2 (de) 2002-10-02

Family

ID=17023958

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69619751T Expired - Lifetime DE69619751T2 (de) 1995-09-18 1996-08-02 Halbleiterspeicheranordnung mit seriellem Zugrifftor

Country Status (5)

Country Link
US (1) US5757701A (de)
EP (1) EP0763827B1 (de)
JP (1) JP2783214B2 (de)
KR (1) KR100242482B1 (de)
DE (1) DE69619751T2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6292427B1 (en) * 2000-10-12 2001-09-18 Virage Logic Corp. Hierarchical sense amp and write driver circuitry for compilable memory

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE68923573T2 (de) * 1988-03-31 1996-01-18 Sony Corp Eingangsschaltungen.
JP2633645B2 (ja) * 1988-09-13 1997-07-23 株式会社東芝 半導体メモリ装置
DE69122293T2 (de) * 1990-04-27 1997-04-24 Nec Corp Halbleiterspeicheranordnung
JPH0562461A (ja) * 1991-04-09 1993-03-12 Mitsubishi Electric Corp 半導体記憶装置
JP3105319B2 (ja) * 1991-12-19 2000-10-30 株式会社 沖マイクロデザイン シリアルアクセスメモリ

Also Published As

Publication number Publication date
EP0763827A3 (de) 1997-12-10
DE69619751T2 (de) 2002-10-02
JPH0982087A (ja) 1997-03-28
KR100242482B1 (ko) 2000-02-01
EP0763827B1 (de) 2002-03-13
EP0763827A2 (de) 1997-03-19
JP2783214B2 (ja) 1998-08-06
US5757701A (en) 1998-05-26
KR970017652A (ko) 1997-04-30

Similar Documents

Publication Publication Date Title
DE69603632D1 (de) Halbleiter-Speicheranordnung
DE69637366D1 (de) Halbleiteranordnung mit isoliertem Gate
DE69510834T2 (de) Halbleiterspeicheranordnung
DE69600801D1 (de) Halbleiterbauelement mit isoliertem Gate
DE69521159D1 (de) Halbleiterspeicheranordnung
DE69422901T2 (de) Halbleiterspeicheranordnung
DE69615783D1 (de) Halbleiterspeicheranordnung
DE4407210B4 (de) Halbleiterspeicherbauelementaufbau
DE69512700T2 (de) Halbleiterspeicheranordnung
DE69322311T2 (de) Halbleiterspeicheranordnung
DE69606170D1 (de) Halbleiterspeicheranordnung
DE69427443D1 (de) Halbleiterspeicheranordnung
DE69432846D1 (de) Halbleiterspeichereinrichtung
KR960012510A (ko) 반도체 메모리 장치
DE19646197B4 (de) Halbleiterspeichervorrichtung mit geteilten Wortleitungen
DE69322436D1 (de) Halbleiterspeicheranordnung
DE69427107T2 (de) Halbleiterspeicheranordnung
DE69521066D1 (de) Halbleiterspeicheranordnung
DE69321544D1 (de) Halbleiterspeicheranordnung
DE69432764D1 (de) Halbleiterspeichereinrichtung
DE69519015D1 (de) Mehrzustand-Halbleiterspeicheranordnung
KR960011705A (ko) 반도체 메모리 장치
DE69619751D1 (de) Halbleiterspeicheranordnung mit seriellem Zugrifftor
DE69420195T2 (de) Halbleiterspeicheranordnung
FI961853A (fi) Puolijohdemuistilaite

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: NEC CORP., TOKIO/TOKYO, JP

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8327 Change in the person/name/address of the patent owner

Owner name: ELPIDA MEMORY, INC., TOKYO, JP