DE69509698D1 - Verfahren zur Herstellung eines Feldeffekttransistors mit isoliertem Gate und kurzem Kanal, und entsprechender Transistor - Google Patents
Verfahren zur Herstellung eines Feldeffekttransistors mit isoliertem Gate und kurzem Kanal, und entsprechender TransistorInfo
- Publication number
- DE69509698D1 DE69509698D1 DE69509698T DE69509698T DE69509698D1 DE 69509698 D1 DE69509698 D1 DE 69509698D1 DE 69509698 T DE69509698 T DE 69509698T DE 69509698 T DE69509698 T DE 69509698T DE 69509698 D1 DE69509698 D1 DE 69509698D1
- Authority
- DE
- Germany
- Prior art keywords
- manufacturing
- transistor
- field effect
- insulated gate
- short channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005669 field effect Effects 0.000 title 1
- 238000004519 manufacturing process Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
- H01L21/28132—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects conducting part of electrode is difined by a sidewall spacer or a similar technique, e.g. oxidation under mask, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
- H01L21/2815—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects part or whole of the electrode is a sidewall spacer or made by a similar technique, e.g. transformation under mask, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7836—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a significant overlap between the lightly doped extension and the gate electrode
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9403841A FR2718287B1 (fr) | 1994-03-31 | 1994-03-31 | Procédé de fabrication d'un transistor à effet de champ à grille isolée, en particulier de longueur de canal réduite, et transistor correspondant. |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69509698D1 true DE69509698D1 (de) | 1999-06-24 |
DE69509698T2 DE69509698T2 (de) | 1999-09-30 |
Family
ID=9461642
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69509698T Expired - Lifetime DE69509698T2 (de) | 1994-03-31 | 1995-03-30 | Verfahren zur Herstellung eines Feldeffekttransistors mit isoliertem Gate und kurzem Kanal, und entsprechender Transistor |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0675544B1 (de) |
JP (1) | JPH08153877A (de) |
DE (1) | DE69509698T2 (de) |
FR (1) | FR2718287B1 (de) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19536523A1 (de) * | 1995-09-29 | 1997-04-03 | Siemens Ag | Verfahren zur Herstellung einer Gateelektrode |
US5950091A (en) * | 1996-12-06 | 1999-09-07 | Advanced Micro Devices, Inc. | Method of making a polysilicon gate conductor of an integrated circuit formed as a sidewall spacer on a sacrificial material |
US6124174A (en) * | 1997-05-16 | 2000-09-26 | Advanced Micro Devices, Inc. | Spacer structure as transistor gate |
US5866934A (en) * | 1997-06-20 | 1999-02-02 | Advanced Micro Devices, Inc. | Parallel and series-coupled transistors having gate conductors formed on sidewall surfaces of a sacrificial structure |
JP2002299609A (ja) * | 2001-03-29 | 2002-10-11 | Nec Corp | 半導体装置及びその製造方法 |
DE10260234A1 (de) * | 2002-12-20 | 2004-07-15 | Infineon Technologies Ag | Verfahren zur Herstellung einer sublithographischen Gatestruktur für Feldeffekttransistoren, eines zugehörigen Feldeffekttransistors, eines zugehörigen Inverters sowie zugehörige Inverterstruktur |
US7656049B2 (en) * | 2005-12-22 | 2010-02-02 | Micron Technology, Inc. | CMOS device with asymmetric gate strain |
CN103681335B (zh) * | 2012-09-17 | 2017-07-11 | 中国科学院微电子研究所 | 半导体器件制造方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4419809A (en) * | 1981-12-30 | 1983-12-13 | International Business Machines Corporation | Fabrication process of sub-micrometer channel length MOSFETs |
JPS6066861A (ja) * | 1983-09-22 | 1985-04-17 | Toshiba Corp | 半導体装置の製造方法 |
JPS60182171A (ja) * | 1984-02-29 | 1985-09-17 | Oki Electric Ind Co Ltd | 半導体装置の製造方法 |
US5061647A (en) * | 1990-10-12 | 1991-10-29 | Motorola, Inc. | ITLDD transistor having variable work function and method for fabricating the same |
NL9100064A (nl) * | 1991-01-16 | 1992-08-17 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting voorzien van een veldeffecttransistor. |
-
1994
- 1994-03-31 FR FR9403841A patent/FR2718287B1/fr not_active Expired - Fee Related
-
1995
- 1995-03-30 DE DE69509698T patent/DE69509698T2/de not_active Expired - Lifetime
- 1995-03-30 EP EP95400710A patent/EP0675544B1/de not_active Expired - Lifetime
- 1995-03-31 JP JP7076358A patent/JPH08153877A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0675544B1 (de) | 1999-05-19 |
FR2718287B1 (fr) | 1996-08-02 |
FR2718287A1 (fr) | 1995-10-06 |
JPH08153877A (ja) | 1996-06-11 |
EP0675544A1 (de) | 1995-10-04 |
DE69509698T2 (de) | 1999-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69629069D1 (de) | Bipolare Halbleiteranordnung mit isoliertem Gate und Verfahren zur Herstellung | |
DE69510020D1 (de) | Vertikale Halbleiteranordnung mit isoliertem Gate und Vefahren zur Herstellung | |
DE69728858D1 (de) | Kurzkanal-fermi-schwellenspannungsfeldeffekttransistor mit drain-feld-anschlusszone und verfahren zur herstellung | |
DE69628633D1 (de) | Halbleiteranordnung mit isoliertem Gate und Verfahren zur Herstellung | |
DE69034157D1 (de) | Bipolartransistor mit isolierter Gate-Elektrode und Verfahren zur Herstellung | |
EP0676810A3 (de) | Feldeffekttransistor mit isolierten Gate und Herstellungsverfahren. | |
DE69426747D1 (de) | Verfahren zur Herstellung des Gates eines Transistors | |
DE69419871D1 (de) | Doppelt-implantierte MOS-Anordnung mit seitlicher Diffusion und Verfahren zur Herstellung | |
DE69522370D1 (de) | SiGe-Dünnfilm-Halbleiteranordnung mit SiGe Schichtstruktur und Verfahren zur Herstellung | |
DE59710005D1 (de) | Verfahren zur Herstellung eines Heterobipolartransistors | |
DE69710745D1 (de) | Verfahren zur Herstellung eines selbstjustierten kurzkanal- VMOS feldeffekttransistors | |
DE69634594D1 (de) | Halbleiterbauelement mit isoliertem Gate und Verfahren zu seiner Herstellung | |
DE69218747D1 (de) | Lateraler zweifach diffundierter Fieldeffekttransistor mit einem isolierten Gate und Verfahren zur Herstellung | |
EP0676809A3 (de) | Feldeffekttransistor mit isoliertem Gate und Herstellungsverfahren. | |
DE69737172D1 (de) | Herstellungsverfahren für einen Feldeffekttransistor mit isoliertem Gate | |
DE69621088D1 (de) | Bipolartransistor und Verfahren zur Herstellung | |
KR960009213A (ko) | 개량된 바이폴라 트랜지스터 및 그 제조 방법 | |
DE59406507D1 (de) | Verfahren zur Herstellung eines Suspended Gate Field Effect Transistors | |
EP0676798A3 (de) | Feldeffekttransistor mit isoliertem Gate und asymmetrischem Kanal und Verfahren zur Herstellung. | |
DE69527827D1 (de) | Halbleiteranordnung mit einer dünnen Polysilicium-Schicht und Verfahren zur Herstellung | |
DE69624278D1 (de) | Bipolartransistor und Verfahren zur Herstellung | |
DE3788470D1 (de) | Verfahren zur Herstellung eines Feldeffekttransistors mit isoliertem Gate. | |
DE69520849D1 (de) | Verfahren zur Herstellung eines bipolaren Transistors | |
DE69022346D1 (de) | MOS-Feldeffekttransistor und Verfahren zur Herstellung. | |
EP0691688A3 (de) | Dünnfilmtransistor mit obenliegendem Gate und dessen Herstellungsverfahren |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |