DE69429239T2 - Verfahren und Schaltung zum Löschen von Flash-EEPROMs - Google Patents

Verfahren und Schaltung zum Löschen von Flash-EEPROMs

Info

Publication number
DE69429239T2
DE69429239T2 DE69429239T DE69429239T DE69429239T2 DE 69429239 T2 DE69429239 T2 DE 69429239T2 DE 69429239 T DE69429239 T DE 69429239T DE 69429239 T DE69429239 T DE 69429239T DE 69429239 T2 DE69429239 T2 DE 69429239T2
Authority
DE
Germany
Prior art keywords
circuit
flash eeproms
erasing flash
erasing
eeproms
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69429239T
Other languages
English (en)
Other versions
DE69429239D1 (de
Inventor
Cetin Kaya
Wayland B Holland
Rabah Mezenner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of DE69429239D1 publication Critical patent/DE69429239D1/de
Publication of DE69429239T2 publication Critical patent/DE69429239T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/14Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G11C16/16Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/14Circuits for erasing electrically, e.g. erase voltage switching circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/04Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
DE69429239T 1993-08-12 1994-08-12 Verfahren und Schaltung zum Löschen von Flash-EEPROMs Expired - Lifetime DE69429239T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/106,095 US5428578A (en) 1993-08-12 1993-08-12 Biasing circuit and method to achieve compaction and self-limiting erase in flash EEPROMs

Publications (2)

Publication Number Publication Date
DE69429239D1 DE69429239D1 (de) 2002-01-10
DE69429239T2 true DE69429239T2 (de) 2002-06-27

Family

ID=22309469

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69429239T Expired - Lifetime DE69429239T2 (de) 1993-08-12 1994-08-12 Verfahren und Schaltung zum Löschen von Flash-EEPROMs

Country Status (5)

Country Link
US (2) US5428578A (de)
EP (1) EP0661718B1 (de)
JP (1) JPH07211091A (de)
KR (1) KR100307687B1 (de)
DE (1) DE69429239T2 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5428578A (en) * 1993-08-12 1995-06-27 Texas Instruments Incorporated Biasing circuit and method to achieve compaction and self-limiting erase in flash EEPROMs
US5563823A (en) * 1993-08-31 1996-10-08 Macronix International Co., Ltd. Fast FLASH EPROM programming and pre-programming circuit design
KR100256322B1 (ko) * 1994-03-03 2000-05-15 제니 필더 파울러-노드하임 프로그래밍 및 이레이즈를 이용한 저전압 단일트랜지스터 플래쉬 이이피롬셀
US5625600A (en) * 1995-05-05 1997-04-29 United Microelectronics Corporation Flash memory array with self-limiting erase
JP2982670B2 (ja) * 1995-12-12 1999-11-29 日本電気株式会社 不揮発性半導体記憶装置および記憶方法
KR100217917B1 (ko) * 1995-12-20 1999-09-01 김영환 플래쉬 메모리셀의 문턱전압 조정회로
US6122281A (en) * 1996-07-22 2000-09-19 Cabletron Systems, Inc. Method and apparatus for transmitting LAN data over a synchronous wide area network
JPH10134579A (ja) * 1996-10-31 1998-05-22 Sanyo Electric Co Ltd 不揮発性半導体メモリ
US5726933A (en) * 1997-05-15 1998-03-10 Taiwan Semiconductor Manufacturing Company, Ltd. Clipped sine shaped waveform to reduce the cycling-induced electron trapping in the tunneling oxide of flash EEPROM
US5978278A (en) * 1997-11-24 1999-11-02 Aplus Integrated Circuits, Inc. Flash memory having low threshold voltage distribution
US6282145B1 (en) 1999-01-14 2001-08-28 Silicon Storage Technology, Inc. Array architecture and operating methods for digital multilevel nonvolatile memory integrated circuit system
US6160740A (en) * 1999-12-17 2000-12-12 Advanced Micro Devices, Inc. Method to provide a reduced constant E-field during erase of EEPROMs for reliability improvement
US6643185B1 (en) * 2002-08-07 2003-11-04 Advanced Micro Devices, Inc. Method for repairing over-erasure of fast bits on floating gate memory devices
KR100506941B1 (ko) * 2003-08-19 2005-08-05 삼성전자주식회사 더미 셀들을 갖는 플래쉬 메모리소자 및 그것의 소거방법들
US7599228B1 (en) * 2004-11-01 2009-10-06 Spansion L.L.C. Flash memory device having increased over-erase correction efficiency and robustness against device variations
DE102005039365B4 (de) * 2005-08-19 2022-02-10 Infineon Technologies Ag Gate-gesteuertes Fin-Widerstandselement, welches als pinch - resistor arbeitet, zur Verwendung als ESD-Schutzelement in einem elektrischen Schaltkreis und Einrichtung zum Schutz vor elektrostatischen Entladungen in einem elektrischen Schaltkreis
US7692973B2 (en) * 2006-03-31 2010-04-06 Semiconductor Energy Laboratory Co., Ltd Semiconductor device
US7675778B2 (en) * 2007-12-05 2010-03-09 Micron Technology, Inc. Memory devices having reduced word line current and method of operating and manufacturing the same
CN102593064B (zh) * 2012-03-11 2014-01-22 复旦大学 一种栅控二极管半导体存储器器件的制造方法
US9711211B2 (en) * 2015-10-29 2017-07-18 Sandisk Technologies Llc Dynamic threshold voltage compaction for non-volatile memory
TWI679647B (zh) * 2019-01-24 2019-12-11 華邦電子股份有限公司 抹除方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2189346B (en) * 1986-04-16 1990-03-28 Intel Corp Method for erasing eprom cell
US4797856A (en) * 1987-04-16 1989-01-10 Intel Corporation Self-limiting erase scheme for EEPROM
JP2633252B2 (ja) * 1987-06-11 1997-07-23 沖電気工業株式会社 半導体記憶装置
US5231602A (en) * 1990-04-25 1993-07-27 Advanced Micro Devices, Inc. Apparatus and method for improving the endurance of floating gate devices
US5220528A (en) * 1990-11-19 1993-06-15 Intel Corporation Compensation circuit for leakage in flash EPROM
JPH04310697A (ja) * 1991-04-10 1992-11-02 Nec Corp 不揮発性半導体記憶装置の起動方法
US5220533A (en) * 1991-11-06 1993-06-15 Altera Corporation Method and apparatus for preventing overerasure in a flash cell
JP2953196B2 (ja) * 1992-05-15 1999-09-27 日本電気株式会社 不揮発性半導体記憶装置
US5357463A (en) * 1992-11-17 1994-10-18 Micron Semiconductor, Inc. Method for reverse programming of a flash EEPROM
US5357476A (en) * 1993-06-01 1994-10-18 Motorola, Inc. Apparatus and method for erasing a flash EEPROM
US5357466A (en) * 1993-07-14 1994-10-18 United Microelectronics Corporation Flash cell with self limiting erase and constant cell current
US5428578A (en) * 1993-08-12 1995-06-27 Texas Instruments Incorporated Biasing circuit and method to achieve compaction and self-limiting erase in flash EEPROMs

Also Published As

Publication number Publication date
JPH07211091A (ja) 1995-08-11
US5526315A (en) 1996-06-11
EP0661718A2 (de) 1995-07-05
KR950006871A (ko) 1995-03-21
KR100307687B1 (ko) 2001-12-01
EP0661718B1 (de) 2001-11-28
DE69429239D1 (de) 2002-01-10
US5428578A (en) 1995-06-27
EP0661718A3 (de) 1995-11-02

Similar Documents

Publication Publication Date Title
DE69429239D1 (de) Verfahren und Schaltung zum Löschen von Flash-EEPROMs
DE19781829T1 (de) Verfahren und Vorrichtung zum Schützen von Flash-Speicher
DE69435286D1 (de) Verfahren und zusammensetzungen zum hervorrufen von schlaf
DE69127835T2 (de) Verfahren und Einrichtung zum Vergleichen von Mustern
DE69322392T2 (de) Verfahren zum inkrustieren von samen
DE69514809T2 (de) Verfahren zum reparieren von substraten
DE69422420D1 (de) Zusammensetzung und verfahren zum behandeln von metallen
DE69412624T2 (de) Verfahren und vorrichtungen zum verbinden von kabeln
DE69921089D1 (de) Verfahren und lösung zum flash-spinnen
DE69324615T2 (de) Verfahren zum Glätten von Rippenrichtungsmustern und dazu verwendete Einrichtung
DE69419875D1 (de) Vorrichtungen und Verfahren zum Überprüfen von Verbindern
DE69211850T2 (de) Verfahren zum löten
DE69414673D1 (de) Anlage und Verfahren zum Auffinden von Kabeln
DE69306782T2 (de) Verfahren zum verbinden von perfluorelastomeren
DE69420317D1 (de) Verfahren und Vorrichtung zum Testen von Überlaufschutzvorrichtungen
DE69826846D1 (de) Verfahren und vorrichtung zum aufspulen von bauteilen
DE59902804D1 (de) Verfahren zum vergleichen von punktmengen
DE69514802D1 (de) Verfahren zum Parallel-Programmieren von Speicherwörtern und entsprechende Schaltung
DE59402763D1 (de) Verfahren zum schären von fäden
DE69807090T2 (de) Verfahren zum spannen von schraubverbindungen
DE69722932D1 (de) Verfahren zum wiedergewinnen von harzen
DE69428423D1 (de) Regelschaltung und Verfahren zum Löschen von nichtflüchtigen Speicherzellen
DE69423681D1 (de) Verfahren zum Härten von metallischen Gegenstanden
DE69501662D1 (de) Verfahren und Schaltung zum Testen von integriertem Speicher
DE69121850D1 (de) Einrichtung und Verfahren zum Verschieben von Spannungspegeln

Legal Events

Date Code Title Description
8364 No opposition during term of opposition