DE69427606D1 - Rechnersystem, das den Schreibschutzstatus im Systemverwaltungszustand übergeht - Google Patents

Rechnersystem, das den Schreibschutzstatus im Systemverwaltungszustand übergeht

Info

Publication number
DE69427606D1
DE69427606D1 DE69427606T DE69427606T DE69427606D1 DE 69427606 D1 DE69427606 D1 DE 69427606D1 DE 69427606 T DE69427606 T DE 69427606T DE 69427606 T DE69427606 T DE 69427606T DE 69427606 D1 DE69427606 D1 DE 69427606D1
Authority
DE
Germany
Prior art keywords
memory
responsible
memory controller
state machine
cycle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69427606T
Other languages
English (en)
Other versions
DE69427606T2 (de
Inventor
Gary W Thome
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Compaq Computer Corp
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Publication of DE69427606D1 publication Critical patent/DE69427606D1/de
Application granted granted Critical
Publication of DE69427606T2 publication Critical patent/DE69427606T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1615—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using a concurrent pipeline structrure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1491—Protection against unauthorised use of memory or access to memory by checking the subject access rights in a hierarchical protection system, e.g. privilege levels, memory rings

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Storage Device Security (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Power Sources (AREA)
  • Advance Control (AREA)
  • Debugging And Monitoring (AREA)
  • Dram (AREA)
  • Hardware Redundancy (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
DE69427606T 1993-03-22 1994-03-22 Rechnersystem, das den Schreibschutzstatus im Systemverwaltungszustand übergeht Expired - Fee Related DE69427606T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/034,525 US5475829A (en) 1993-03-22 1993-03-22 Computer system which overrides write protection status during execution in system management mode

Publications (2)

Publication Number Publication Date
DE69427606D1 true DE69427606D1 (de) 2001-08-09
DE69427606T2 DE69427606T2 (de) 2001-11-08

Family

ID=21876960

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69427606T Expired - Fee Related DE69427606T2 (de) 1993-03-22 1994-03-22 Rechnersystem, das den Schreibschutzstatus im Systemverwaltungszustand übergeht

Country Status (7)

Country Link
US (2) US5475829A (de)
EP (1) EP0617364B1 (de)
JP (1) JP2849327B2 (de)
AT (1) ATE202862T1 (de)
CA (1) CA2119401C (de)
DE (1) DE69427606T2 (de)
IL (1) IL108889A0 (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5970237A (en) * 1994-06-14 1999-10-19 Intel Corporation Device to assist software emulation of hardware functions
JP2634147B2 (ja) * 1994-09-16 1997-07-23 インターナショナル・ビジネス・マシーンズ・コーポレイション コンピュータシステム、キャッシュヒットの判定方法
AU703750B2 (en) * 1994-10-14 1999-04-01 Compaq Computer Corporation Easily programmable memory controller which can access different speed memory devices on different cycles
US5638532A (en) * 1994-12-06 1997-06-10 Digital Equipment Corporation Apparatus and method for accessing SMRAM in a computer based upon a processor employing system management mode
US5574937A (en) * 1995-01-30 1996-11-12 Intel Corporation Method and apparatus for improving instruction tracing operations in a computer system
US5704058A (en) * 1995-04-21 1997-12-30 Derrick; John E. Cache bus snoop protocol for optimized multiprocessor computer system
US5721877A (en) * 1995-05-31 1998-02-24 Ast Research, Inc. Method and apparatus for limiting access to nonvolatile memory device
KR100246864B1 (ko) * 1995-06-08 2000-03-15 포만 제프리 엘 제2캐시 메모리를 위한 캐시 플러시 방법 및 캐시 메모리를 갖춘 컴퓨터 메모리 시스템
US5926827A (en) * 1996-02-09 1999-07-20 International Business Machines Corp. High density SIMM or DIMM with RAS address re-mapping
US5745914A (en) * 1996-02-09 1998-04-28 International Business Machines Corporation Technique for converting system signals from one address configuration to a different address configuration
US5784625A (en) * 1996-03-19 1998-07-21 Vlsi Technology, Inc. Method and apparatus for effecting a soft reset in a processor device without requiring a dedicated external pin
US5761736A (en) * 1996-05-16 1998-06-02 Advanced Micro Devices, Inc. Apparatus and method for implementing multiple scaled states in a state machine
US5909696A (en) * 1996-06-04 1999-06-01 Intel Corporation Method and apparatus for caching system management mode information with other information
US5729760A (en) * 1996-06-21 1998-03-17 Intel Corporation System for providing first type access to register if processor in first mode and second type access to register if processor not in first mode
US5954812A (en) * 1996-10-29 1999-09-21 Texas Instruments Incorporated Apparatus for caching system management memory in a computer having a system management mode employing address translation
EP1327991A3 (de) * 1997-10-10 2005-05-11 Rambus Inc. Vorrichtung und Verfahren für Pipeline-Speicheroperationen
AU9693398A (en) 1997-10-10 1999-05-03 Rambus Incorporated Apparatus and method for pipelined memory operations
US6145048A (en) * 1998-09-17 2000-11-07 Micron Technology, Inc. Method of processing system management interrupt requests
US6212592B1 (en) 1998-09-17 2001-04-03 Micron Technology, Inc. Computer system for processing system management interrupt requests
US7149854B2 (en) * 2001-05-10 2006-12-12 Advanced Micro Devices, Inc. External locking mechanism for personal computer memory locations
US7134006B2 (en) * 2003-06-03 2006-11-07 Gateway Inc. Method and system for changing software access level within or outside a host protected area
US7681046B1 (en) 2003-09-26 2010-03-16 Andrew Morgan System with secure cryptographic capabilities using a hardware specific digital secret
US7694151B1 (en) * 2003-11-20 2010-04-06 Johnson Richard C Architecture, system, and method for operating on encrypted and/or hidden information
US20050188064A1 (en) * 2004-02-24 2005-08-25 Ioannis Schoinas Using a configuration mode for partition management in server platforms
US7496727B1 (en) 2005-12-06 2009-02-24 Transmeta Corporation Secure memory access system and method
US8683158B2 (en) * 2005-12-30 2014-03-25 Intel Corporation Steering system management code region accesses
US8661265B1 (en) 2006-06-29 2014-02-25 David Dunn Processor modifications to increase computer system security
US7925815B1 (en) * 2006-06-29 2011-04-12 David Dunn Modifications to increase computer system security
WO2008097710A2 (en) * 2007-02-02 2008-08-14 Tarari, Inc. Systems and methods for processing access control lists (acls) in network switches using regular expression matching logic
JP5977209B2 (ja) * 2013-07-18 2016-08-24 日本電信電話株式会社 ステートマシン回路

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4472790A (en) * 1982-02-05 1984-09-18 International Business Machines Corporation Storage fetch protect override controls
US4489380A (en) * 1982-04-01 1984-12-18 Honeywell Information Systems Inc. Write protected memory
JPS5958700A (ja) * 1982-09-29 1984-04-04 Fujitsu Ltd 記憶保護判定方式
US4665506A (en) * 1983-01-03 1987-05-12 Texas Instruments Incorporated Memory system with write protection
JPS60107156A (ja) * 1983-11-16 1985-06-12 Hitachi Ltd デ−タ処理システム
US4734851A (en) * 1985-04-17 1988-03-29 Dennis Director Write protect control circuit for computer hard disc systems
US5249285A (en) * 1988-08-01 1993-09-28 Stenograph Corporation RAM lock device and method for a text entry system
CA2028551A1 (en) * 1989-11-03 1991-05-04 John S. Thayer Data destination facility
US5228039A (en) * 1990-05-09 1993-07-13 Applied Microsystems Corporation Source-level in-circuit software code debugging instrument
US5325499A (en) * 1990-09-28 1994-06-28 Tandon Corporation Computer system including a write protection circuit for preventing illegal write operations and a write poster with improved memory
US5163096A (en) * 1991-06-06 1992-11-10 International Business Machines Corporation Storage protection utilizing public storage key control
GB2259166B (en) * 1991-08-30 1995-05-03 Intel Corp Transparent system interrupts with automated input/output trap restart

Also Published As

Publication number Publication date
JPH076094A (ja) 1995-01-10
JP2849327B2 (ja) 1999-01-20
US5475829A (en) 1995-12-12
CA2119401C (en) 1998-09-15
IL108889A0 (en) 1994-06-24
ATE202862T1 (de) 2001-07-15
US5596741A (en) 1997-01-21
EP0617364A3 (de) 1995-10-11
EP0617364A2 (de) 1994-09-28
EP0617364B1 (de) 2001-07-04
CA2119401A1 (en) 1994-09-23
DE69427606T2 (de) 2001-11-08

Similar Documents

Publication Publication Date Title
DE69427606D1 (de) Rechnersystem, das den Schreibschutzstatus im Systemverwaltungszustand übergeht
CA2118662A1 (en) Memory Controller Having All Dram Address and Control Signals Provided Synchronously from a Single Device
DE69427421D1 (de) Speichersteuereinheit mit hohem Grade der Gleichzeitigkeit und Arbeitsteilung
CN101452423B (zh) 控制硬件加速器内数据值的清除
KR100352045B1 (ko) 컴퓨터시스템에서전력소모를감소시키기위한방법및장치
US5497497A (en) Method and apparatus for resetting multiple processors using a common ROM
EP0535793A2 (de) Verfahren zur Behandlung von Datenübertragungen in einen Computersystem mit einem Zweibusbau
EP0284364A3 (de) Hochgeschwindigkeitscomputersystem
JPS6290728A (ja) 割込処理方法
CN1014842B (zh) 数据处理系统中控制异步程序中断事件的设备和方法
KR20210081079A (ko) 멀티-마스터를 지원하는 그래픽 처리 장치를 공유하는 시스템 온 칩 및 그래픽 처리 장치의 동작 방법
JPS6159557A (ja) 仮想記憶制御装置
JP2672599B2 (ja) コンピュータシステム
JPS5854422B2 (ja) 多重処理装置の制御方式
JPS6223895B2 (de)
SE500990C2 (sv) Arrangemang i ett persondatorsystem
JPS63158654A (ja) マイクロコントロ−ラ
JP5700223B2 (ja) 制御装置
JP3127737B2 (ja) ディジタル信号処理装置
JPH03196342A (ja) パーソナルコンピュータ
JPH04177452A (ja) 情報処理装置
KR100194263B1 (ko) 고속데이타처리 시스템
Wirth A personal computer based on a high-level language
JPH08153018A (ja) 半導体システム
CASE et al. supply voltage. The power-on circuitry provides a 4064 cycle time delay from the time of the first oscillator operation. In a system where E= 2 MHz, power on reset lasts about 2 milliseconds. If the external RESET pin is low at the end of the power-on delay time, the MCU remains in the reset condition until the RESET pin goes high.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee