DE69427570D1 - Schaltung zum Beschränken von Mehrfachzugriffen für eine Mehrfachspeichereinrichtung - Google Patents
Schaltung zum Beschränken von Mehrfachzugriffen für eine MehrfachspeichereinrichtungInfo
- Publication number
- DE69427570D1 DE69427570D1 DE69427570T DE69427570T DE69427570D1 DE 69427570 D1 DE69427570 D1 DE 69427570D1 DE 69427570 T DE69427570 T DE 69427570T DE 69427570 T DE69427570 T DE 69427570T DE 69427570 D1 DE69427570 D1 DE 69427570D1
- Authority
- DE
- Germany
- Prior art keywords
- nvm1
- enabled
- memory
- output signal
- chip select
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/004—Error avoidance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
- G07B17/00—Franking apparatus
- G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
- G07B17/00314—Communication within apparatus, personal computer [PC] system, or server, e.g. between printhead and central unit in a franking machine
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
- G07B17/00—Franking apparatus
- G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
- G07B17/00362—Calculation or computing within apparatus, e.g. calculation of postage value
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
- G07B17/00—Franking apparatus
- G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
- G07B17/00314—Communication within apparatus, personal computer [PC] system, or server, e.g. between printhead and central unit in a franking machine
- G07B2017/00338—Error detection or handling
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
- G07B17/00—Franking apparatus
- G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
- G07B17/00362—Calculation or computing within apparatus, e.g. calculation of postage value
- G07B2017/00395—Memory organization
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
- G07B17/00—Franking apparatus
- G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
- G07B17/00362—Calculation or computing within apparatus, e.g. calculation of postage value
- G07B2017/00395—Memory organization
- G07B2017/00403—Memory zones protected from unauthorized reading or writing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- Storage Device Security (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16377193A | 1993-12-09 | 1993-12-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69427570D1 true DE69427570D1 (de) | 2001-08-02 |
DE69427570T2 DE69427570T2 (de) | 2002-04-18 |
Family
ID=22591491
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69427570T Expired - Fee Related DE69427570T2 (de) | 1993-12-09 | 1994-12-09 | Schaltung zum Beschränken von Mehrfachzugriffen für eine Mehrfachspeichereinrichtung |
Country Status (4)
Country | Link |
---|---|
US (1) | US5732245A (de) |
EP (1) | EP0657822B1 (de) |
CA (1) | CA2137505C (de) |
DE (1) | DE69427570T2 (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4095680B2 (ja) * | 1994-08-01 | 2008-06-04 | 富士通株式会社 | カード型記憶装置用セキュリティ管理方法およびカード型記憶装置 |
US6349051B1 (en) * | 1998-01-29 | 2002-02-19 | Micron Technology, Inc. | High speed data bus |
US6721860B2 (en) * | 1998-01-29 | 2004-04-13 | Micron Technology, Inc. | Method for bus capacitance reduction |
US7103782B1 (en) * | 2000-09-27 | 2006-09-05 | Motorola, Inc. | Secure memory and processing system having laser-scribed encryption key |
US6771536B2 (en) | 2002-02-27 | 2004-08-03 | Sandisk Corporation | Operating techniques for reducing program and read disturbs of a non-volatile memory |
US7146477B1 (en) * | 2003-04-18 | 2006-12-05 | Advanced Micro Devices, Inc. | Mechanism for selectively blocking peripheral device accesses to system memory |
US7126873B2 (en) * | 2004-06-29 | 2006-10-24 | Super Talent Electronics, Inc. | Method and system for expanding flash storage device capacity |
CN102880523B (zh) * | 2012-10-10 | 2015-03-11 | 北京和利时系统工程有限公司 | 看门狗电路及其故障监测方法 |
CN106445712A (zh) * | 2016-08-31 | 2017-02-22 | 上海澳润信息科技有限公司 | 一种基于消息监控的软件看门狗实现方法 |
JP6906435B2 (ja) * | 2017-06-02 | 2021-07-21 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US10552261B2 (en) * | 2017-06-02 | 2020-02-04 | Renesas Electronics Corporation | Semiconductor device and memory module |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4424573A (en) * | 1981-02-26 | 1984-01-03 | Pitney Bowes Inc. | System for entering a postage meter serial number into a nonvolatile memory from an external channel after assembly of the meter |
US4649475A (en) * | 1984-04-02 | 1987-03-10 | Sperry Corporation | Multiple port memory with port decode error detector |
US4701856A (en) * | 1985-03-12 | 1987-10-20 | Pitney Bowes Inc. | Reset delay circuit for an electronic postage meter |
US4998203A (en) * | 1985-03-12 | 1991-03-05 | Digiulio Peter C | Postage meter with a non-volatile memory security circuit |
US4747057A (en) * | 1985-03-12 | 1988-05-24 | Pitney Bowes Inc. | Electronic postage meter having power up and power down protection circuitry |
US4710882A (en) * | 1985-03-12 | 1987-12-01 | Pitney Bowes Inc. | Electronic postage meter having a nonvolatile memory selection means |
US4817004A (en) * | 1985-10-16 | 1989-03-28 | Pitney Bowes Inc. | Electronic postage meter operating system |
US4742469A (en) * | 1985-10-31 | 1988-05-03 | F.M.E. Corporation | Electronic meter circuitry |
US5179540A (en) * | 1985-11-08 | 1993-01-12 | Harris Corporation | Programmable chip enable logic function |
US5276844A (en) * | 1991-08-05 | 1994-01-04 | Ascom Autelca Ltd. | Protection system for critical memory information |
-
1994
- 1994-12-07 CA CA002137505A patent/CA2137505C/en not_active Expired - Fee Related
- 1994-12-09 EP EP94119505A patent/EP0657822B1/de not_active Expired - Lifetime
- 1994-12-09 DE DE69427570T patent/DE69427570T2/de not_active Expired - Fee Related
-
1996
- 1996-04-12 US US08/631,439 patent/US5732245A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE69427570T2 (de) | 2002-04-18 |
EP0657822A1 (de) | 1995-06-14 |
US5732245A (en) | 1998-03-24 |
CA2137505C (en) | 1999-05-04 |
CA2137505A1 (en) | 1995-06-10 |
EP0657822B1 (de) | 2001-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0238417A3 (en) | Semiconductor memory device | |
TW345661B (en) | Semiconductor memory device and its driving method | |
AU1424297A (en) | Circuit and method for enabling a function in a multiple memory device module | |
DE69427570D1 (de) | Schaltung zum Beschränken von Mehrfachzugriffen für eine Mehrfachspeichereinrichtung | |
KR970062910A (ko) | "2모드" 리프레쉬 회로 및 이를 이용하여 대기 전류를 감소시키고 동적 메모리 제품의 수율을 향상시키는 방법 | |
DE69426733D1 (de) | Halbleiterspeichergerät mit Register zum Halten eines Prüfergebnissignals | |
KR930005200A (ko) | 메모리 모듈, 메모리 모듈의 제어방법 및 메모리 모듈을 사용하기 위한 고장비트 테이블을 설정하기 위한 방법 | |
KR880003244A (ko) | 데이타 전송의 재시행을 실행하는 마이크로 프로세서 | |
DE69622126D1 (de) | Speichervorrichtung mit verringerter Anzahl von Sicherungen | |
US5535404A (en) | Microprocessor status register having plural control information registers each set and cleared by on and off decoders receiving the same control data word | |
KR890013561A (ko) | 어드레스수식회로 | |
DE69722706D1 (de) | Datensicherungsvorrichtung eines Halbleiterspeichers | |
US6535992B1 (en) | DRAM auto-swapping device | |
JPS57117056A (en) | Microcomputer device | |
JPS63191397A (ja) | 情報処理装置 | |
EP0366458A3 (de) | Datenverarbeitungsanordnung, in welcher eine einfache Peripheriesteuerungseinrichtung es einer zentralen Verarbeitungseinheit ermöglicht, auf einen erweiterten Adressbereich zuzugreifen | |
JP3001206B2 (ja) | 情報処理装置 | |
KR930023847A (ko) | 병렬 프로세서 시스템 | |
JPS5798197A (en) | Multiplexing memory device | |
JPS56134398A (en) | Check system for error detecting and correcting circuit | |
JPS6470848A (en) | Picture display control system | |
JPS6467653A (en) | Cache memory for set associative system | |
KR890010715A (ko) | 메모리 파괴 방지회로 및 방법 | |
KR970002641A (ko) | 옵션가능한 블럭라이트용 반도체 메모리장치 | |
JPS6426938A (en) | Test system for ras circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |