DE69427570T2 - Schaltung zum Beschränken von Mehrfachzugriffen für eine Mehrfachspeichereinrichtung - Google Patents

Schaltung zum Beschränken von Mehrfachzugriffen für eine Mehrfachspeichereinrichtung

Info

Publication number
DE69427570T2
DE69427570T2 DE69427570T DE69427570T DE69427570T2 DE 69427570 T2 DE69427570 T2 DE 69427570T2 DE 69427570 T DE69427570 T DE 69427570T DE 69427570 T DE69427570 T DE 69427570T DE 69427570 T2 DE69427570 T2 DE 69427570T2
Authority
DE
Germany
Prior art keywords
nvm1
enabled
memory
output signal
chip select
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69427570T
Other languages
English (en)
Other versions
DE69427570D1 (de
Inventor
Young W Lee
Sungwon Moh
Arno Muller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pitney Bowes Inc
Original Assignee
Pitney Bowes Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pitney Bowes Inc filed Critical Pitney Bowes Inc
Publication of DE69427570D1 publication Critical patent/DE69427570D1/de
Application granted granted Critical
Publication of DE69427570T2 publication Critical patent/DE69427570T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/004—Error avoidance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00—Franking apparatus
    • G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00314—Communication within apparatus, personal computer [PC] system, or server, e.g. between printhead and central unit in a franking machine
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00—Franking apparatus
    • G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00362—Calculation or computing within apparatus, e.g. calculation of postage value
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00—Franking apparatus
    • G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00314—Communication within apparatus, personal computer [PC] system, or server, e.g. between printhead and central unit in a franking machine
    • G07B2017/00338—Error detection or handling
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00—Franking apparatus
    • G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00362—Calculation or computing within apparatus, e.g. calculation of postage value
    • G07B2017/00395—Memory organization
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07B—TICKET-ISSUING APPARATUS; FARE-REGISTERING APPARATUS; FRANKING APPARATUS
    • G07B17/00—Franking apparatus
    • G07B17/00185—Details internally of apparatus in a franking system, e.g. franking machine at customer or apparatus at post office
    • G07B17/00362—Calculation or computing within apparatus, e.g. calculation of postage value
    • G07B2017/00395—Memory organization
    • G07B2017/00403—Memory zones protected from unauthorized reading or writing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Storage Device Security (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
DE69427570T 1993-12-09 1994-12-09 Schaltung zum Beschränken von Mehrfachzugriffen für eine Mehrfachspeichereinrichtung Expired - Fee Related DE69427570T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16377193A 1993-12-09 1993-12-09

Publications (2)

Publication Number Publication Date
DE69427570D1 DE69427570D1 (de) 2001-08-02
DE69427570T2 true DE69427570T2 (de) 2002-04-18

Family

ID=22591491

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69427570T Expired - Fee Related DE69427570T2 (de) 1993-12-09 1994-12-09 Schaltung zum Beschränken von Mehrfachzugriffen für eine Mehrfachspeichereinrichtung

Country Status (4)

Country Link
US (1) US5732245A (de)
EP (1) EP0657822B1 (de)
CA (1) CA2137505C (de)
DE (1) DE69427570T2 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4095680B2 (ja) * 1994-08-01 2008-06-04 富士通株式会社 カード型記憶装置用セキュリティ管理方法およびカード型記憶装置
US6721860B2 (en) * 1998-01-29 2004-04-13 Micron Technology, Inc. Method for bus capacitance reduction
US6349051B1 (en) 1998-01-29 2002-02-19 Micron Technology, Inc. High speed data bus
US7103782B1 (en) * 2000-09-27 2006-09-05 Motorola, Inc. Secure memory and processing system having laser-scribed encryption key
US6771536B2 (en) 2002-02-27 2004-08-03 Sandisk Corporation Operating techniques for reducing program and read disturbs of a non-volatile memory
US7146477B1 (en) * 2003-04-18 2006-12-05 Advanced Micro Devices, Inc. Mechanism for selectively blocking peripheral device accesses to system memory
US7126873B2 (en) * 2004-06-29 2006-10-24 Super Talent Electronics, Inc. Method and system for expanding flash storage device capacity
CN102880523B (zh) * 2012-10-10 2015-03-11 北京和利时系统工程有限公司 看门狗电路及其故障监测方法
CN106445712A (zh) * 2016-08-31 2017-02-22 上海澳润信息科技有限公司 一种基于消息监控的软件看门狗实现方法
JP6906435B2 (ja) * 2017-06-02 2021-07-21 ルネサスエレクトロニクス株式会社 半導体装置
US10552261B2 (en) * 2017-06-02 2020-02-04 Renesas Electronics Corporation Semiconductor device and memory module

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4424573A (en) * 1981-02-26 1984-01-03 Pitney Bowes Inc. System for entering a postage meter serial number into a nonvolatile memory from an external channel after assembly of the meter
US4649475A (en) * 1984-04-02 1987-03-10 Sperry Corporation Multiple port memory with port decode error detector
US4998203A (en) * 1985-03-12 1991-03-05 Digiulio Peter C Postage meter with a non-volatile memory security circuit
US4747057A (en) * 1985-03-12 1988-05-24 Pitney Bowes Inc. Electronic postage meter having power up and power down protection circuitry
US4710882A (en) * 1985-03-12 1987-12-01 Pitney Bowes Inc. Electronic postage meter having a nonvolatile memory selection means
US4701856A (en) * 1985-03-12 1987-10-20 Pitney Bowes Inc. Reset delay circuit for an electronic postage meter
US4817004A (en) * 1985-10-16 1989-03-28 Pitney Bowes Inc. Electronic postage meter operating system
US4742469A (en) * 1985-10-31 1988-05-03 F.M.E. Corporation Electronic meter circuitry
US5179540A (en) * 1985-11-08 1993-01-12 Harris Corporation Programmable chip enable logic function
US5276844A (en) * 1991-08-05 1994-01-04 Ascom Autelca Ltd. Protection system for critical memory information

Also Published As

Publication number Publication date
CA2137505C (en) 1999-05-04
CA2137505A1 (en) 1995-06-10
EP0657822B1 (de) 2001-06-27
DE69427570D1 (de) 2001-08-02
US5732245A (en) 1998-03-24
EP0657822A1 (de) 1995-06-14

Similar Documents

Publication Publication Date Title
EP0238417A3 (en) Semiconductor memory device
TW345661B (en) Semiconductor memory device and its driving method
EP0871178A3 (de) Integrierte Schaltung mit Bereitschaftmodussteuerschaltung für Speicher
AU1424297A (en) Circuit and method for enabling a function in a multiple memory device module
DE69427570D1 (de) Schaltung zum Beschränken von Mehrfachzugriffen für eine Mehrfachspeichereinrichtung
EP0637036A3 (de) Überprüfung von Redundanzelementen eines IC-Speichers ohne Programmierung redundanter Ersatzelemente.
CA2137504A1 (en) Memory Monitoring Circuit for Detecting Unauthorized Memory Access
KR890013561A (ko) 어드레스수식회로
DE69722706D1 (de) Datensicherungsvorrichtung eines Halbleiterspeichers
US6535992B1 (en) DRAM auto-swapping device
JPS57117056A (en) Microcomputer device
JPS623520B2 (de)
JPS63191397A (ja) 情報処理装置
EP0366458A3 (de) Datenverarbeitungsanordnung, in welcher eine einfache Peripheriesteuerungseinrichtung es einer zentralen Verarbeitungseinheit ermöglicht, auf einen erweiterten Adressbereich zuzugreifen
JP3001206B2 (ja) 情報処理装置
KR930023847A (ko) 병렬 프로세서 시스템
JPS5798197A (en) Multiplexing memory device
JPS56134398A (en) Check system for error detecting and correcting circuit
JPS6470848A (en) Picture display control system
JPS6467653A (en) Cache memory for set associative system
KR890010715A (ko) 메모리 파괴 방지회로 및 방법
KR970002641A (ko) 옵션가능한 블럭라이트용 반도체 메모리장치
JPH02126347A (ja) メモリアクセス方式
JPS5680899A (en) Error amending processing system of memory device
JPS6148057A (ja) アドレス選択回路

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee