DE69426087D1 - Halbleiterspeichergerät mit einer Prüfschaltung - Google Patents
Halbleiterspeichergerät mit einer PrüfschaltungInfo
- Publication number
- DE69426087D1 DE69426087D1 DE69426087T DE69426087T DE69426087D1 DE 69426087 D1 DE69426087 D1 DE 69426087D1 DE 69426087 T DE69426087 T DE 69426087T DE 69426087 T DE69426087 T DE 69426087T DE 69426087 D1 DE69426087 D1 DE 69426087D1
- Authority
- DE
- Germany
- Prior art keywords
- transistors
- node
- data signal
- series
- driven
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/1201—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising I/O circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/14—Implementation of control logic, e.g. test mode decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/26—Accessing multiple arrays
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/26—Accessing multiple arrays
- G11C29/28—Dependent multiple arrays, e.g. multi-bit arrays
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Tests Of Electronic Circuits (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5009632A JP2601120B2 (ja) | 1993-01-25 | 1993-01-25 | 並列テスト回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69426087D1 true DE69426087D1 (de) | 2000-11-16 |
DE69426087T2 DE69426087T2 (de) | 2001-05-17 |
Family
ID=11725620
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69426087T Expired - Fee Related DE69426087T2 (de) | 1993-01-25 | 1994-01-24 | Halbleiterspeichervorrichtung mit Testschaltung |
Country Status (5)
Country | Link |
---|---|
US (1) | US5444661A (de) |
EP (1) | EP0617429B1 (de) |
JP (1) | JP2601120B2 (de) |
KR (1) | KR0132653B1 (de) |
DE (1) | DE69426087T2 (de) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3409527B2 (ja) * | 1995-08-17 | 2003-05-26 | 富士通株式会社 | 半導体記憶装置 |
KR100212420B1 (ko) * | 1995-09-25 | 1999-08-02 | 김영환 | 테스트회로를 내장한 캐쉬 스태틱램 |
JPH09147598A (ja) * | 1995-11-28 | 1997-06-06 | Mitsubishi Electric Corp | 半導体記憶装置およびアドレス変化検出回路 |
CN1121696C (zh) * | 1997-08-04 | 2003-09-17 | 三菱电机株式会社 | 能够实现稳定的检验方式操作的半导体存储器 |
JP3716080B2 (ja) * | 1997-08-28 | 2005-11-16 | エルピーダメモリ株式会社 | 半導体記憶装置の出力回路 |
DE19742597A1 (de) * | 1997-09-26 | 1999-04-08 | Siemens Ag | Digitaler Speicher und Betriebsverfahren für einen digitalen Speicher |
KR100576482B1 (ko) * | 1998-12-24 | 2006-09-27 | 주식회사 하이닉스반도체 | 멀티비트 데이터 테스트 장치 |
KR200306735Y1 (ko) * | 2002-12-03 | 2003-03-11 | 김명국 | 좌욕전용 템포 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02226589A (ja) * | 1989-02-27 | 1990-09-10 | Nec Corp | 半導体記憶装置 |
JPH04212799A (ja) * | 1990-01-31 | 1992-08-04 | Nec Ic Microcomput Syst Ltd | テスト回路内蔵半導体メモリ |
JPH04356799A (ja) * | 1990-08-29 | 1992-12-10 | Mitsubishi Electric Corp | 半導体記憶装置 |
-
1993
- 1993-01-25 JP JP5009632A patent/JP2601120B2/ja not_active Expired - Fee Related
-
1994
- 1994-01-24 EP EP94100993A patent/EP0617429B1/de not_active Expired - Lifetime
- 1994-01-24 DE DE69426087T patent/DE69426087T2/de not_active Expired - Fee Related
- 1994-01-25 US US08/186,142 patent/US5444661A/en not_active Expired - Fee Related
- 1994-01-25 KR KR1019940001269A patent/KR0132653B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JPH06223596A (ja) | 1994-08-12 |
EP0617429B1 (de) | 2000-10-11 |
EP0617429A2 (de) | 1994-09-28 |
JP2601120B2 (ja) | 1997-04-16 |
US5444661A (en) | 1995-08-22 |
KR940018985A (ko) | 1994-08-19 |
KR0132653B1 (ko) | 1998-04-16 |
DE69426087T2 (de) | 2001-05-17 |
EP0617429A3 (de) | 1997-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW373175B (en) | Data maintaining circuit | |
KR940012398A (ko) | 집적회로 메모리용 감지 증폭기, 집적회로 메모리 및 집적회로 메모리 감지 증폭기 작동 방법 | |
KR880003330A (ko) | 내부회로의 동작모드를 스위치하기 위한 기능을 갖는 반도체집적회로 | |
KR880004478A (ko) | 반도체 기억장치 | |
US5367491A (en) | Apparatus for automatically initiating a stress mode of a semiconductor memory device | |
US4788457A (en) | CMOS row decoder circuit for use in row and column addressing | |
KR100197998B1 (ko) | 반도체 장치의 저소비 전력 입력 버퍼 | |
EP0085436B1 (de) | Pufferschaltungen | |
DE69426087D1 (de) | Halbleiterspeichergerät mit einer Prüfschaltung | |
JPS6035755B2 (ja) | センス増幅器 | |
DE69228522D1 (de) | Lese-Schreibspeicher mit Prüfmodusdatenvergleich | |
TW326535B (en) | Semiconductor memory device and read-out circuit | |
JPH0743933B2 (ja) | 遷移検出回路 | |
US4899309A (en) | Current sense circuit for a ROM system | |
KR950001862A (ko) | 반도체 집적 회로 장치 | |
US5550771A (en) | Programmable semiconductor integrated circuit | |
GB2349248A (en) | A memory repair method using a ferroelectric capacitor | |
US5293515A (en) | Amplifier circuit having two inverters | |
IE53368B1 (en) | Mos dynamic memory device | |
KR930011433A (ko) | 반도체 집적회로장치 | |
KR950001773A (ko) | 반도체 메모리 장치 | |
JP2936474B2 (ja) | 半導体集積回路装置 | |
KR910007134A (ko) | 페일-세이프(fail-safe) 회로를 갖는 웨이퍼 스캐일 반도체 장치 | |
KR100390080B1 (ko) | 3가지 상이한 전위를 갖는 출력 신호를 발생시키기 위한디코더 | |
EP0417973A2 (de) | Verstärkerschaltung mit zwei Invertern |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP |
|
8339 | Ceased/non-payment of the annual fee |