DE69330411T2 - Ausgleichschaltung zum Reduzieren des induktiven Rauschens externer Chipverbindungen - Google Patents

Ausgleichschaltung zum Reduzieren des induktiven Rauschens externer Chipverbindungen

Info

Publication number
DE69330411T2
DE69330411T2 DE69330411T DE69330411T DE69330411T2 DE 69330411 T2 DE69330411 T2 DE 69330411T2 DE 69330411 T DE69330411 T DE 69330411T DE 69330411 T DE69330411 T DE 69330411T DE 69330411 T2 DE69330411 T2 DE 69330411T2
Authority
DE
Germany
Prior art keywords
lines
signal output
output lines
signals
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69330411T
Other languages
German (de)
English (en)
Other versions
DE69330411D1 (de
Inventor
Attilio Joseph Rainal
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
AT&T Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AT&T Corp filed Critical AT&T Corp
Publication of DE69330411D1 publication Critical patent/DE69330411D1/de
Application granted granted Critical
Publication of DE69330411T2 publication Critical patent/DE69330411T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W44/00—Electrical arrangements for controlling or matching impedance
    • H10W44/501—Inductive arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W44/00—Electrical arrangements for controlling or matching impedance
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W44/00—Electrical arrangements for controlling or matching impedance
    • H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
    • H10W44/203—Electrical connections
    • H10W44/206—Wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07531—Techniques
    • H10W72/07532—Compression bonding, e.g. thermocompression bonding
    • H10W72/07533—Ultrasonic bonding, e.g. thermosonic bonding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/932—Plan-view shape, i.e. in top view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structure Of Printed Boards (AREA)
DE69330411T 1992-02-25 1993-02-17 Ausgleichschaltung zum Reduzieren des induktiven Rauschens externer Chipverbindungen Expired - Lifetime DE69330411T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US84113992A 1992-02-25 1992-02-25

Publications (2)

Publication Number Publication Date
DE69330411D1 DE69330411D1 (de) 2001-08-16
DE69330411T2 true DE69330411T2 (de) 2002-05-29

Family

ID=25284121

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69330411T Expired - Lifetime DE69330411T2 (de) 1992-02-25 1993-02-17 Ausgleichschaltung zum Reduzieren des induktiven Rauschens externer Chipverbindungen

Country Status (6)

Country Link
US (1) US5329170A (https=)
EP (1) EP0558226B1 (https=)
JP (1) JP2591576B2 (https=)
KR (1) KR100260664B1 (https=)
DE (1) DE69330411T2 (https=)
TW (1) TW214631B (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5761049A (en) * 1994-09-19 1998-06-02 Hitachi, Ltd. Inductance cancelled condenser implemented apparatus
US6452442B1 (en) 1995-12-04 2002-09-17 Intel Corporation Apparatus for obtaining noise immunity in electrical circuits
DE19927285C2 (de) 1999-06-15 2003-05-22 Eupec Gmbh & Co Kg Niederinduktives Halbleiterbauelement
TW200501580A (en) * 2003-06-23 2005-01-01 Mitac Technology Corp Offset circuit for constraining electromagnetic interference and operation method thereof
CA2915900C (en) * 2013-07-03 2020-01-21 Rosenberger Hochfrequenztechnik Gmbh & Co. Kg Die package with low electromagnetic interference interconnection

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3383618A (en) * 1966-03-10 1968-05-14 Bell Telephone Labor Inc Suppression of intermodulation distortion
US3584235A (en) * 1968-10-18 1971-06-08 Bell Telephone Labor Inc Video defect eliminator
US4398106A (en) * 1980-12-19 1983-08-09 International Business Machines Corporation On-chip Delta-I noise clamping circuit
DE3787137T2 (de) * 1986-02-07 1993-12-09 Fujitsu Ltd Halbleiteranordnung.
US4816984A (en) * 1987-02-06 1989-03-28 Siemens Aktiengesellschaft Bridge arm with transistors and recovery diodes
US5006820A (en) * 1989-07-03 1991-04-09 Motorola, Inc. Low reflection input configuration for integrated circuit packages

Also Published As

Publication number Publication date
KR100260664B1 (ko) 2000-07-01
KR930018710A (ko) 1993-09-22
EP0558226A3 (https=) 1994-03-23
JPH0613421A (ja) 1994-01-21
TW214631B (https=) 1993-10-11
DE69330411D1 (de) 2001-08-16
EP0558226B1 (en) 2001-07-11
EP0558226A2 (en) 1993-09-01
JP2591576B2 (ja) 1997-03-19
US5329170A (en) 1994-07-12

Similar Documents

Publication Publication Date Title
DE10043761C2 (de) HF-Verteilnetz
DE60208579T2 (de) Mehrchip-verbindungssystem
DE69733115T2 (de) Millimeter-Hohlleiter und Schaltungsanordnung mit diesem Hohlleiter
DE69125703T2 (de) Packung für integrierte Mikrowellen-Schaltung
DE69128860T2 (de) Integrierte Schaltungsanordnung mit einem Leitersubstrat und Verfahren zum Verbinden logischer Schaltungen in einer integrierten Schaltungsanordnung
DE2920564C2 (de) Leiteranordnung eines elektronischen Leitungsmoduls und Verfahren zur Herstellung eines solchen
DE69412678T2 (de) Verbesserte Mehrschichtverpackung
DE69321052T2 (de) Oberflächenmontierte Hybrid-Mikroschaltung
DE69413601T2 (de) Halbleiteranordnung mit einem Halbleiterelement von Flip-Chip-Typ
DE60314868T2 (de) Verbesserte struktur gestapelter kontaktlöcher in mehrschichtigen elektronischen bauelementeträgern
DE68913806T2 (de) Elektronische Packungsanordnung mit biegsamem Träger und Verfahren zu ihrer Herstellung.
DE3879868T2 (de) Elektrooptischer Konverter.
DE3781370T2 (de) Integrierte schaltungspackung hoher leistung.
DE60007516T2 (de) Passive breitbandige testkarte für integrierte schaltungen
DE3446614A1 (de) Integrierte halbleiterschaltung
DE10019838A1 (de) Mehrschichtkondensator, Verdrahtungssubstrat, Entkopplungsschaltung und Hochfrequenzschaltung
DE69318771T2 (de) Multichip-Modul und Verfahren zu seiner Herstellung
DE19714470A1 (de) Drahtbondchipverbindung mit hoher Dichte für Multichip-Module
DE3780915T2 (de) Biegsamer film-chiptraeger mit entkopplungskondensatoren.
DE3234668A1 (de) Ic-bauteil mit eigendaempfung fuer eine vielzahl von zuleitungen
DE112007000112T5 (de) Passive Impedanzentzerrung von seriellen Hochgeschwindigkeitsverbindungen
DE60037297T2 (de) Methode zur Verminderung der gegenseitigen Induktanz zwischen Verbindungsdrähten einer Hochfrequenzverstärkerschaltung
DE69828900T2 (de) Verbindungslochkonfigurationzurunterstützung einer gleichmässigen übertragungsleitungsstruktur
DE10032796A1 (de) Optomodul
DE69330411T2 (de) Ausgleichschaltung zum Reduzieren des induktiven Rauschens externer Chipverbindungen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
R071 Expiry of right

Ref document number: 558226

Country of ref document: EP