DE69326206T2 - Halbleiterspeicheranordnung - Google Patents

Halbleiterspeicheranordnung

Info

Publication number
DE69326206T2
DE69326206T2 DE69326206T DE69326206T DE69326206T2 DE 69326206 T2 DE69326206 T2 DE 69326206T2 DE 69326206 T DE69326206 T DE 69326206T DE 69326206 T DE69326206 T DE 69326206T DE 69326206 T2 DE69326206 T2 DE 69326206T2
Authority
DE
Germany
Prior art keywords
register
clock signal
shift register
signal
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69326206T
Other languages
German (de)
English (en)
Other versions
DE69326206D1 (de
Inventor
Yasunori Okimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE69326206D1 publication Critical patent/DE69326206D1/de
Application granted granted Critical
Publication of DE69326206T2 publication Critical patent/DE69326206T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1036—Read-write modes for single port memories, i.e. having either a random port or a serial port using data shift registers

Landscapes

  • Shift Register Type Memory (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
DE69326206T 1992-09-29 1993-09-29 Halbleiterspeicheranordnung Expired - Fee Related DE69326206T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4283664A JP2871975B2 (ja) 1992-09-29 1992-09-29 半導体メモリ装置

Publications (2)

Publication Number Publication Date
DE69326206D1 DE69326206D1 (de) 1999-10-07
DE69326206T2 true DE69326206T2 (de) 1999-12-30

Family

ID=17668466

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69326206T Expired - Fee Related DE69326206T2 (de) 1992-09-29 1993-09-29 Halbleiterspeicheranordnung

Country Status (5)

Country Link
US (1) US5381378A (enExample)
EP (1) EP0590953B1 (enExample)
JP (1) JP2871975B2 (enExample)
KR (1) KR0138736B1 (enExample)
DE (1) DE69326206T2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0123850B1 (ko) * 1994-04-15 1997-11-25 문정환 디지탈 영상 메모리
CN102867533A (zh) * 2012-08-31 2013-01-09 樊荣 一种电子存储器

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2558979B1 (fr) * 1984-01-31 1986-05-23 Commissariat Energie Atomique Procede d'adressage au moyen de registres a decalage formes de memoires statiques d'un imageur matriciel
DE3680371D1 (de) * 1985-04-10 1991-08-29 Nec Corp Speicher mit auswaehlbarer wortlaenge.
US5222047A (en) * 1987-05-15 1993-06-22 Mitsubishi Denki Kabushiki Kaisha Method and apparatus for driving word line in block access memory
JPS6468851A (en) * 1987-09-09 1989-03-14 Nippon Electric Ic Microcomput Semiconductor integrated circuit
JPH0697560B2 (ja) * 1987-11-19 1994-11-30 三菱電機株式会社 半導体記憶装置
JPH01224993A (ja) * 1988-03-04 1989-09-07 Nec Corp マルチポートメモリ
JPH0748303B2 (ja) * 1989-06-26 1995-05-24 株式会社東芝 ワード長変換回路
JPH0474387A (ja) * 1990-07-16 1992-03-09 Nec Corp 半導体記憶装置
KR950010570B1 (ko) * 1990-09-03 1995-09-19 마쯔시다덴기산교 가부시기가이샤 멀티포오트메모리
KR920007805Y1 (ko) * 1991-02-09 1992-10-19 조규섭 볍씨 침종겸용 최아장치

Also Published As

Publication number Publication date
JPH06111594A (ja) 1994-04-22
EP0590953B1 (en) 1999-09-01
JP2871975B2 (ja) 1999-03-17
KR940007874A (ko) 1994-04-28
US5381378A (en) 1995-01-10
EP0590953A2 (en) 1994-04-06
DE69326206D1 (de) 1999-10-07
KR0138736B1 (en) 1998-06-15
EP0590953A3 (enExample) 1994-08-03

Similar Documents

Publication Publication Date Title
DE69325119T2 (de) Taktsynchronisierter Halbleiterspeicheranordnung und Zugriffsverfahren
DE3741878C2 (enExample)
EP0850481B1 (de) Einrichtung zum sprungweisen adressieren bestimmter leitungen eines seriell arbeitenden digitalen speichers
DE3913219C2 (enExample)
DE3543911C2 (enExample)
DE3525575C2 (enExample)
DE3784050T2 (de) Ein paralleler datenprozessor.
DE19854730A1 (de) LCD-Quellentreiber
DE4118804A1 (de) Dynamische halbleiterspeicheranordnung mit hochgeschwindigkeit-reihenzugriffspaltendecodierer
DE3207210A1 (de) Monolithische speichervorrichtung
DE3928902A1 (de) Halbleiterspeicher und verfahren zum betreiben desselben
DE68919464T2 (de) Halbleiterspeichereinrichtung, die einen Speicher mit Seriengriff aufweist.
DE69618847T2 (de) Programmierbarer Zähler für binäre und verschachtelte Sequenzen
DE4018296A1 (de) Elektrische schaltung fuer einen parallelschreibtest eines breiten mehrfachbytes in einer halbleiterspeichereinrichtung
DE3883935T2 (de) Halbleiterspeicheranordnung mit einem seriellen Zugriffsspeicher.
EP0217122B1 (de) Schaltungsanordung mit einer matrixförmigen Speicheranordnung zur variabel einstellbaren Verzögerung digitaler Signale
DE69228522T2 (de) Lese-Schreibspeicher mit Prüfmodusdatenvergleich
DE3214230C2 (de) Speicheranordnung mit Mehrfach-Zugriffsleitungen
DE69121925T2 (de) Multitor-RAM und Datenverarbeitungseinheit
DE69025782T2 (de) Registerbankschaltung
DE69227144T2 (de) Programmierbare logische Einheit
EP0213584B1 (de) Schaltungsanordnung mit einer matrixförmigen Speicheranordnung zur variabel einstellbaren Verzögerung digitaler Signale
DE69326206T2 (de) Halbleiterspeicheranordnung
DE3018509A1 (de) Schieberegister mit latch-schaltung
DE69332420T2 (de) Halbleiterspeicheranordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8339 Ceased/non-payment of the annual fee